参数资料
型号: DK-DEV-3CLS200N
厂商: Altera
文件页数: 17/34页
文件大小: 0K
描述: KIT DEV CYCLONE III LS EP3CLS200
产品培训模块: Cyclone® III FPGA
Three Reasons to Use FPGA's in Industrial Designs
标准包装: 1
系列: Cyclone® III
类型: FPGA
适用于相关产品: EP3CLS200
所含物品:
产品目录页面: 606 (CN2011-ZH PDF)
相关产品: 544-2564-ND - IC CYCLONE III FPGA 80K 484 UBGA
544-2563-ND - IC CYCLONE III FPGA 80K 484 UBGA
544-2562-ND - IC CYCLONE III FPGA 80K 484 FBGA
544-2561-ND - IC CYCLONE III FPGA 80K 484 FBGA
544-2560-ND - IC CYCLONE III FPGA 5K 256 UBGA
544-2559-ND - IC CYCLONE III FPGA 5K 164 MBGA
544-2558-ND - IC CYCLONE III FPGA 5K 256 FBGA
544-2557-ND - IC CYCLONE III FPGA 5K 144 EQFP
544-2556-ND - IC CYCLONE III FPGA 55K 484 UBGA
544-2554-ND - IC CYCLONE III FPGA 55K 780 FBGA
更多...
其它名称: 544-2601
Chapter 1: Cyclone III Device Datasheet
1–17
Switching Characteristics
Table 1–24 lists the active configuration mode specifications for Cyclone III devices.
Table 1–24. Cyclone III Devices Active Configuration Mode Specifications
Programming Mode
Active Parallel (AP)
Active Serial (AS)
DCLK Range
20 – 40
20 – 40
Unit
MHz
MHz
Table 1–25 lists the JTAG timing parameters and values for Cyclone III devices.
Table 1–25. Cyclone III Devices JTAG Timing Parameters
Symbol
t JCP
t JCH
t JCL
t JPSU_TDI
Parameter
TCK clock period
TCK clock high time
TCK clock low time
JTAG port setup time for TDI
Min
40
20
20
1
Max
Unit
ns
ns
ns
ns
t JPSU_TMS JTAG port setup time for TMS
3
ns
t JPH
JTAG port hold time
10
ns
t JPCO
JTAG port clock to
output (2)
15
ns
t JPZX
JTAG port high impedance to valid
output (2)
15
ns
t JPXZ
JTAG port valid output to high
impedance (2)
15
ns
t JSSU
t JSH
t JSCO
t JSZX
t JSXZ
Capture register setup time
Capture register hold time
Update register clock to output
Update register high impedance to valid output
Update register valid output to high impedance
5
10
25
25
25
ns
ns
ns
ns
ns
Notes to Table 1–25 :
(1) For more information about JTAG waveforms, refer to “JTAG Waveform” in “Glossary” on page 1–27 .
(2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS
and 1.5-V LVCMOS, the JTAG port clock to output time is 16 ns.
Periphery Performance
This section describes periphery performance, including high-speed I/O, external
memory interface, and IOE programmable delay.
I/O performance supports several system interfacing, for example, the high-speed
I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/O using
the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM
interfacing speeds with typical DDR SDRAM memory interface setup. I/O using
general-purpose I/O standards such as 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are
capable of a typical 200 MHz interfacing frequency with a 10 pF load.
1
Actual achievable frequency depends on design- and system-specific factors. Perform
HSPICE/IBIS simulations based on your specific design and system setup to
determine the maximum achievable frequency in your system.
July 2012
Altera Corporation
相关PDF资料
PDF描述
FPF2000 IC SW LOAD FULL FUNC 50MA SC70-5
DC1813A-A BOARD SAR ADC LTC2370-16
EEM25DRYF CONN EDGECARD 50POS DIP .156 SLD
VE-B5V-EY CONVERTER MOD DC/DC 5.8V 50W
ESM10DREN CONN EDGECARD 20POS .156 EYELET
相关代理商/技术参数
参数描述
DK-DEV-3SL150N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-3SL150N/ES 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES
DK-DEV-4CGX150N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4CGX150 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-4CGX150N 制造商:Altera Corporation 功能描述:KIT STARTER CYCLONE IV GX ((NS
DK-DEV-4S100G5N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4S100G5F RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: