- 您现在的位置：买卖IC网 > PDF目录67681 > IBM21P100BGB PCI BUS CONTROLLER, PBGA304 PDF资料下载
参数资料
| 型号： | IBM21P100BGB |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封装： | 31 X 31 MM, HEAT SINK, PLASTIC, BGA-304 |
| 文件页数： | 11/140页 |
| 文件大小： | 2032K |
| 代理商： | IBM21P100BGB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
IBM21P100BGB
IBM 133 PCI-X Bridge R1.1
Signal Descriptions
Page 100 of 131
ppb11_signals.fm.03
July 9, 2001
7.4 Test Signals
S_PCIXCAP
I
1
Secondary Bus PCI-X Capable
Used in conjunction with the S_SEL100 signal to determine the operating frequency and
mode of the secondary interface.
S_PCIXCAP_PU
O
1
S_PCIXCAP Pull-up Driver
Part of a programmable pull-up circuit used to detect the three possible states of the
S_PCIXCAP input signal. A 1k
W resistor must be placed on the board and wired
between this signal and S_PCIXCAP.
S_SEL100
I
1
Secondary Bus 100MHz Indicator
Used to choose between 100MHz and 133MHz maximum operating frequency on the
secondary interface when in PCI-X mode. It has no meaning in PCI mode, but still
should be tied to a stable value.
0
133MHz
1
100MHz
Total
17
Table 15: List of Test Signals (Page 1 of 2)
Signal Name
I/O
Width
Description
JTG_TCK
I
1
JTAG Test Clock
Used to clock state information and test data into and out of the bridge during operation
of the IEEE 1149.1 Test Access Port (TAP). Internal Pull-up.
JTG_TDI
I
1
JTAG Test Data Input
Used to serially shift test data and test instructions into the bridge during TAP operation.
Internal Pull-up.
JTG_TDO
O
1
JTAG Test Output
Used to serially shift test data and test instructions out of the bridge during TAP opera-
tion.
JTG_TMS
I
1
JTAG Test Mode Select
Used to control the state of the TAP controller within the bridge. Internal Pull-up.
JTG_TRST#
I
1
JTAG Test Reset
Provides an asynchronous initialization of the TAP controller within the bridge. Internal
Pull-up.
T_DI1#
I
1
Driver Inhibit 1
Used to tri-state the outputs of non-test drivers during manufacturing test. It must be tied
high for normal system operation.
T_DI2#
I
1
Driver Inhibit 2
Used to tri-state the outputs of test drivers during manufacturing test. It must be tied high
for normal system operation.
Note: With the bridge containing internal pull-up resistors on TDI, TMS, TRST#, and TCK, system designers need to assure voltage
dividers are not generated by the possible implementation of pull-down resistors as defined in sections 4.3.3 and 4.4.1 of the PCI 2.2
specification.
Table 14: List of Strapping Pins and Other Signals (Page 2 of 2)
Signal Name
I/O
Width
Description
Note: Each strapping pin or reserved pin should have an unshared series resistor tying it to either ground or 3.3 V. The value of the
resistor may be selected to limit part number count, but the value should be greater than or equal to 100 Ohms and less than or equal to
5000 Ohms.
相关PDF资料 |
PDF描述 |
|---|---|
| IBM21P100BGC | PCI BUS CONTROLLER, PBGA304 |
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。