- 您现在的位置：买卖IC网 > PDF目录67681 > IBM21P100BGB PCI BUS CONTROLLER, PBGA304 PDF资料下载
参数资料
| 型号： | IBM21P100BGB |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封装： | 31 X 31 MM, HEAT SINK, PLASTIC, BGA-304 |
| 文件页数： | 68/140页 |
| 文件大小： | 2032K |
| 代理商： | IBM21P100BGB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
IBM21P100BGB
IBM 133 PCI-X Bridge R1.1
ppb11_ordering.fm.03
July 9, 2001
Transaction Ordering
Page 25 of 131
4. Transaction Ordering
To maintain data coherence and consistency, the IBM 133 PCI-X Bridge R1.1 complies with the ordering
rules set forth in the
PCI Local Bus Specification, Revision 2.2 for PCI mode and the PCI-X Addendum to the
PCI Local Bus Specification, Revision 1.0 for PCI-X mode.
This chapter describes the ordering rules that control transaction forwarding across the bridge. For a more
detailed discussion of transaction ordering see Appendix E of the
PCI Local Bus Specification, Revision 2.2
for PCI mode and Section 8.4.4 of the
PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0 for
PCI-X mode.
4.1 General Ordering Guidelines
Independent transactions on the primary and secondary buses have a relationship only when those transac-
tions cross the IBM 133 PCI-X Bridge R1.1.
The following general ordering guidelines govern transactions crossing the bridge:
Requests terminated with target retry can be accepted and completed in any order with respect to other
transactions that have been terminated with target retry. If the order of delayed or split requests is impor-
tant, the initiator should not start a second delayed or split transaction until the first transaction has com-
pleted. If more than one delayed or split transaction is initiated, the initiator should repeat all retried
requests, using some fairness algorithm. Repeating a delayed or split transaction cannot be contingent
on completion of another delayed transaction; otherwise, a deadlock can occur.
Write transactions flowing in one direction have no ordering requirements with respect to write transac-
tions flowing in the opposite direction. The bridge can accept posted write transactions on both interfaces
at the same time, and also can initiate posted write transactions on both interfaces at the same time.
The acceptance of posted memory or memory write transactions as a target can never be contingent on
the completion of a non-locked, non-posted transaction as a master. This is true of the bridge and must
also be true of other bus agents; otherwise, a deadlock can occur.
The bridge accepts posted memory or memory write transactions, regardless of the state of completion of
any delayed or split transactions being forwarded across the bridge.
4.2 Ordering Rules
Table 6 and Table 7 describe the ordering rules for the IBM 133 PCI-X Bridge R1.1 in PCI-X mode and in PCI
mode.
相关PDF资料 |
PDF描述 |
|---|---|
| IBM21P100BGC | PCI BUS CONTROLLER, PBGA304 |
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。