参数资料
型号: IBM21P100BGB
元件分类: 总线控制器
英文描述: PCI BUS CONTROLLER, PBGA304
封装: 31 X 31 MM, HEAT SINK, PLASTIC, BGA-304
文件页数: 128/140页
文件大小: 2032K
代理商: IBM21P100BGB
IBM21P100BGB
IBM 133 PCI-X Bridge R1.1
Configuration Registers
Page 80 of 131
ppb11_pcix_regs.fm.03
July 9, 2001
5.2.5.22 Primary Bus Downstream Split Transaction Register
The Primary Bus Downstream Split Transaction register controls the behavior of the bridge buffers for
forwarding Split Transactions from a primary bus requester to a secondary bus completer. When the compl-
eter bus is in PCI-X mode, the Split Transaction Commitment Limit field only affects the byte count used when
issuing read requests.
Address Offset
x‘8C’
Access
See bit descriptions
Reset Value
x‘0020 0020’
Split Transaction Commitment Limit
Split Transaction Capacity
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
98
76543210
Bit(s)
Access
Field Name and Description
31:16
RW
Split Transaction Commitment Limit
This field indicates the cumulative Sequence size for all memory read transactions forwarded by the bridge
from requesters on the primary bus addressing completers on the secondary bus.
This field indicates the size of the commitment limit in units of ADQs.
Software is permitted to program this field to any value greater than or equal to the contents of the Split Trans-
action Capacity field. A value less than the contents of the Split Transaction Capacity field causes unspecified
results. If this field is set to x‘FFFF’, the bridge is permitted to forward all Split Requests of any size regardless
of the amount of buffer space available
A value of x‘0100’ or greater will cause the bridge to forward accepted Split Requests of any size regardless of
the amount of buffer space available.
Software is permitted to change this field at any time. The most recent value of the field is used each time the
bridge forwards a Split Transaction.
State after RST# is the same as the Split Transaction Capacity field.
15:0
RO
Split Transaction Capacity
This read-only field indicates the size of the buffer (in number of ADQs) for storing Split Completions for mem-
ory reads for requesters on the primary bus addressing completers on the secondary bus.
The bridge returns x‘0020’ to indicate that there are 32 ADQs (4K bytes) available buffer space.
相关PDF资料
PDF描述
IBM21P100BGC PCI BUS CONTROLLER, PBGA304
IBM25403GCX-3JC76C2 RISC PROCESSOR, PQFP16
IBM25405GP-3BA200C2 RISC PROCESSOR, PBGA456
IBM25EMPPC603EFG-100 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240
IBM25EMPPC603EBG-100 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255
相关代理商/技术参数
参数描述
IBM24L5086 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述:
IBM25403GCX-3BC80C2 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA
IBM25403GCX-3JC50C2 制造商:IBM 功能描述:403GCX-3JC50C2
IBM25403GCX-3JC66C2 制造商:IBM 功能描述:
IBM25403GCX3JC76C2 制造商:IBM 功能描述: