- 您现在的位置：买卖IC网 > PDF目录67681 > IBM21P100BGC PCI BUS CONTROLLER, PBGA304 PDF资料下载
参数资料
| 型号： | IBM21P100BGC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封装： | 31 X 31 MM, PLASTIC, BGA-304 |
| 文件页数： | 9/144页 |
| 文件大小： | 5197K |
| 代理商： | IBM21P100BGC |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
IBM21P100BGC
IBM 133 PCI-X Bridge R2.0
Clocking and Reset
Page 106 of 144
ppb20_clock_reset.fm.01
October 15, 2001
6.9 Secondary Device Masking
The IBM 133 PCI-X Bridge R2.0 supports the masking of secondary devices through configuration/power
strapping of the secondary bus private device mask register. The process of converting Type 1 configuration
transactions to Type 0 configuration transactions is modified by the contents of the secondary bus private
device mask register. A configuration transaction that targets a device masked by this register is routed to
device 15. Secondary bus architectures which are designed to support masking of devices should not imple-
ment a device number 15 (i.e., S_AD(31)).
The device mask bit options (device numbers 1, 4, 5, 6, 7, 9, and 13) defined by the bridge allow architectures
to support private device groupings that use a single or multiple interrupt binding per
Table 9-1 of the
PCI-to-PCI Bridge specification.
6.10 Handling of Address Phase Parity Errors
When an address parity error is detected by the bridge, the transaction will not be claimed (by not asserting
DEVSEL#) and is allowed to terminate with a master abort. The bridge will detect address parity errors for all
transactions on both the primary and secondary interfaces. The result of an address parity error will be
controlled by the parity error response bits in both the command register and the bridge control register.
6.11 Optional Base Address Register
The 64 bit Base Address register located in the bridge configuration space at offsets x'10' and x'14' can
optionally be used to acquirea1MB memory region at system initialization. ThePCI specificationcalls forthe
region that is defined by this register to be used by the bridge itself. The IBM 133 PCI-X Bridge uses this
register to claim an additional prefetchable memory region for the secondary bus. When used in conjunction
with the secondary device masking, this allows for the acquisition of memory space for private devices that
are not otherwise viewable by the system software.
This 64 bit base address register and the memory space defined by it are enabled by the strapping pin,
BAR_EN. When BAR_EN is pulled low, this register location returns zeros for reads and cannot be written.
When BAR_EN is pulled high, the upper memory base address register and lower memory base address
registers combined specify address bits 63:20 of a memory region. Memory accesses on the primary bus are
compared against this register, if address bits 63:20 are equal to bits 63:20 of the address defined by the
combination of the lower memory base address register and the upper memory base address register, the
access is claimed by the bridge and passed through to the secondary bus. Memory accesses on the
secondary bus are also compared against this register, if address bits 63:20 are equal to bits 63:20 of the
address defined by the combination of the lower memory base address register and the upper memory base
address register, the access is ignored by the bridge.
6.12 Optional Configuration Register Access from the Secondary Bus
On the secondary bus, the bridge responds to a Type 0 configuration transaction by accepting the transaction
when the following conditions are met during the address phase:
The command on S_C/BE(3:0)# indicates a configuration read or configuration write transaction,
S_AD(1:0) are b'00', and
S_IDSEL is asserted.
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC740LDBC4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。