- 您现在的位置：买卖IC网 > PDF目录67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ICS1890Y-14 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 11/66页 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
19
ICS1890
Control Register (register 0 [0x00])
Control Register (register 0)
The control register is a 16-bit read/write register used to set
the basic configuration modes of the ICS1890. It is accessed
through the management interface of the MII.
Reset (bit 15)
Setting this bit to a logic 1 will reset the device and result in
the ICS1890 setting all its status and control registers to their
default values. During this process the ICS1890 may change
internal states and the states of physical links attached to it.
While in process, the bit will remain set and no other write
commands to the control register will be accepted. The reset
process will be completed within 500 ms and the bit will be
cleared indicating that the reset process is complete.
Loop Back (bit 14)
Setting this bit to a logic one causes the ICS1890 to tristate
the transmit circuitry from sending data and the receive circuitry
from receiving data. The collision detection circuitry is also
disabled unless the collision test command bit is set. Data
presented to the MII transmit data path is returned to the MII
receive data path. The delay from the assertion of Transmit
Data Enable (TXEN) to the assertion of Receive Data valid
(RXDV) will be less than 512 bit times.
Bit
Definition
When bit=0
When bit=1
Access
Default
Hex
15
Reset
no effect
reset the PHY
RW/SC
0
3
14
Loopback
disable loop back mode
enable loop back mode
RW
0
13
Data Rate
10 Mb/s operation
100 Mb/s operation
RW
1
12
Auto-Negotiation Enable
disable Auto-Negotiation
enable Auto-Negotiation
RW
1
11
Power-Down
normal mode
reduced power
consumption
RW
0
0*
10
Isolate
no effect
isolate PHY from MII
RW
0 if PHY
Address > 0
1 if PHY
Address=0
9
Restart Auto-Negotiation
no effect
restart Auto-Negotiation
RW
0
8
Duplex Mode
half duplex
full duplex
RW
0
7
Collision Test
no effect
enable collision signal test
RW
0
6
Reserved
always 0
RO
0
5
Reserved
always 0
RO
0
4
Reserved
always 0
RO
0
3
Reserved
always 0
RO
0
2
Reserved
always 0
RO
0
1
Reserved
always 0
RO
0
Reserved
always 0
RO
0
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。