- 您现在的位置：买卖IC网 > PDF目录67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ICS1890Y-14 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 37/66页 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
42
ICS1890
Collision Detected
10COL/(COL)
The ICS1890 asserts Collision Detected (COL) when it
detects a receive carrier (non idle condition while transmitting
(TXEN asserted).
In the 10 Mbps mode, the non-idle condition is detected by
monitoring the un-squelched receive signal. COL is not
synchronous to either the transmit or receive clocks.
In full duplex mode, COL is disabled and always remains low.
In the 10 Mbps Node mode, COL will also be asserted as part
of the signal quality error test (SQE). This behavior can be
suppressed with the SQE Test Inhibit bit (18:2).
Link Pulse Interface
Link Pulse Interface - Pin Mapping
When the ICS1890 is operating in the Link Pulse mode, the
MII Data Interface is remapped to accommodate the Link
PulseInterface.Thefollowingtabledetailstheexactpinmapping.
Each individual pin description also contains the new Link
Pulse Interface pseudo pin name followed by the real MII
Data Interface pin name that it is mapped onto.
MII
Link Pulse
TXCLK
LTCLK
TXEN
TXER
LPTX
TXD3
TXD2
XD1
TXD0
RXCL
KLRCLK
RXDV
RXER
LPRX
RXD3
RXD2
RXD1
RXD0
CRS
COL
LSTA
SD
Other mode configuration pins behave identically regardless
of which data interface is used.
Transmit Clock
LTCLK/(TXCLK)
The Transmit Clock (10TCLK) is a continuous clock signal
generated by the ICS1890 with a frequency of 25 MHz.
Transmit Link Pulse
LPTX/(TXER)
Data presented on this input will be transmitted as a Link Pulse
of approximately the same duration.
Receive Clock
LRCLK/(RXCLK)
The Receive Clock (LRCLK) is sourced by the ICS1890 and
is 25 MHz in frequency.
Receive Link Pulse
LPRX/(RXER)
Receive activity that is qualified as a Link Pulse will be output
on this pin as a high level of approximately the same duration
as the Link Pulse.
Signal Detect
SD/(LSTA)
This signal is asserted when the PLL detects 100Base-T activity
on the receive channel.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。