- 您现在的位置：买卖IC网 > PDF目录67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ICS1890Y-14 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 8/66页 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
16
ICS1890
Carrier Detector
In half duplex mode carrier is asserted during transmission or
reception of data. In full duplex or repeater mode, carrier is
asserted only on reception of data.
Collision Detector
Collision occurs whenever there is simultaneous transmit
and receive activity when a half duplex link is established.
Collision never occurs in full duplex mode.
Jabber
The Jabber function prevents the transmitter from erroneously
transmitting for too long a period. The maximum time the
device should transmit continuously is the time it takes to
send a maximum length packet (1500 bytes). The Jabber
function ensures that transmission lasts no longer than 20-
150ms. The typical value for the ICS1890 is 21ms.
When the jabber timer is exceeded, Collision (COL) is
asserted and the transmit output goes idle for 0.5 ±0.25s.
This function can be disabled with the Jabber Inhibit register
bit (18:5).
SQETest
This test is only used in Half Duplex DTE applications and is
disabled in repeater and Full Duplex mode. This test can also
be disabled with the SQE Test Inhibit register bit (18:2).
When enabled and a link is established, 0.6 to 1.6us after the
last positive transition of a transmitted packet, COL will be
asserted for 10 ±5 bit times.
Manchester Encoder/Decoder
When the ICS1890 is operating in the 10Base-T mode,
Manchester coding is used. When transmitting nibbles from
the MII are converted to a serial bit stream and then Manchester
en-coded. When receiving, the Manchester encoded bit stream
is decoded and converted to nibbles for presentation to the
MH.
Clock Synthesis
A 2.5MHz clock is synthesized for nibble wide transactions.
A 10MHz clock is synthesized for serial transactions.
Clock Recovery
The PLL synchronizes on the MAC fram preamble and then
begins recovering data normally.
Squelch
The squelch function qualifies the data coming into the device
so that spurious noise events are rejected.
Auto Polarity Correction
By examining the polarity of received Link Pulses theICS1890
can determine if the two wires in the receive data pair were
wired correctly. If the wires were accidentally reversed during
installation, the Auto Polarity Correction function can
automatically correct this in the ICS1890. If the ICS1890
corrects the polarity, this is reflected in the 10Base-TOperations
register. This function can also be disabled through the same
register, if desired.
Line Transmitter
The line transmitter logic of the ICS1890 is a current-driven
differential driver which can be programmed for either two-
level(10Base-T,Manchester)orthree-level(100Base-TX,MLT-
3) transmission. Wavespaping is applied to control the output
edge late and eliminate the need for expensive external filters.
The transmitter interfaces directly to an inexpensive isolation
transformer (magnetics).
Line Receiver
The line receiver circuit accepts either a differential two-level
(10Base-T, Manchester) or three-level (100Base-TX, MLT-3)
signal which first passes through an isolation transformer. If
the polarity correct bit in the Configuration Register is asserted,
the ICS1890 will sense the polarity of the receive pair and, if
necessary, switch polarity automatically.
Magnetics
A Universal Magnetics module is used to provide isolation
and signal coupling onto the twisted pair cabling for both
10Base-T and 100Base-TX.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。