- 您现在的位置：买卖IC网 > PDF目录67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ICS1890Y-14 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 26/66页 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
32
ICS1890
10Base-T Operations Register (register 18 [0x12])
10Base-T Operations Register (register 18)
This register contains all of the extra status and control bits
required for 10Base-T operation.
Bits Reserved for ICS use (15, 13, 6)
These bits are reserved for ICS use. These bits should only be
written as logic zero. Writing a logic one to these bits may
prevent the device from operating correctly. The value of
these bits is unspecified and may be a logic zero or one.
Polarity Reversed (bit 14)
This bit is set to a logic one if the polarity of the receive data
pair is reversed. This bit will be a logic zero if the polarity is
correct.
Jabber Inhibit (bit 5)
Setting this bit to a logic one turns off the internal check for
transmit jabber. When the jabber check is disabled, no action
occurs when transmissions are longer than the jabber timer
value. When this bit is set to a logic zero normal 10Base-T
jabber checking is enabled.
Bit Reserved for ICS use (bit 4)
This bit must be written to a 1. The read value of this bit is
undefined.
Auto Polarity Inhibit (bit 3)
When this bit is set to a logic one, correction for reversed
receive data wires is disabled. When this bit is set to a logic
Zero, reversed receive data wires are automatically corrected
for internally.
Bit
Definition
When bit=0
When bit=1
Access
Default
Hex
15
Reserved for ICS
Read unspecified
must be wirtten as a 0
RW /0
0
14
Polarity Reversed
polarity normal
polarity reserved
RO
/LH
0
13
Reserved for ICS
Read unspecified
RW /0
-
12
Reserved for ICS
Read unspecified
RW /0
-
11
Reserved for ICS
Read unspecified
RW /0
-
10
Reserved for ICS
Read unspecified
RW /0
-
9
Reserved for ICS
Read unspecified
RW /0
-
8
Reserved for ICS
Read unspecified
RW /0
-
7
Reserved for ICS
Read unspecified
RW /0
-
6
Reserved for ICS
Read unspecified
RW /0
-
5
Jabber Inhibit
normal jabber behavior
no jabber check
RW
0
4
Reserved for ICS
Read unspecified
must be written as a 1
RW /1
1
3
Auto Polarity Inhibit
polarity automatically corrected
polarity not corrected
RW
0
2
SQE Test Inhibit
normal SQE test behavior
no SQE test
RW
0
1
Link Loss Inhibit
normal Link Loss behavior
link always = Link Pass
RW
0
Squelch Inhibit
normal Squelch
no Squelch
RW
0
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。