- 您现在的位置：买卖IC网 > PDF目录67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ICS1890Y-14 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 21/66页 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
28
ICS1890
Auto-Negotiation Expansion Register (register 6 [0x06])
Auto-Negotiation Expansion Register
(register 6)
The Auto-Negotiation expansion register is a 16-bit read-only
register used to indicate the status of the auto-negotiation
process. It is accessed via the management interface of the
MII.
Reserved (bits 15:5)
These bits are reserved. The contents are permanently set to
logic zeros.
Parallel Detection Fault (bit 4)
If set to a logic one, this bit indicates that a parallel detection
fault has been detected. This means that more than one of the
allowed technologies has detected a valid link.
Link Partner Next Page Able (bit 3)
If set to a logic one, this bit indicates that the link partner is
capable of operating in the next page mode.
Next Page Able (bit 2)
This bit is permanently set to a logic zero indicating that the
ICS1890 is not able to operate in the next page mode.
Page Received (bit 1)
If set to a logic one, this bit indicates that three identical and
consecutive link code words have been received from the link
partner.
Link Partner Auto-Negotiation Able (bit 0)
If set to a logic one, this bit indicates that the link partner is
able to participate in the auto-negotiation process. If set to a
logic zero, it is not able to participate in the auto-negotiation
process.
Bit
Definition
When bit=0
When bit=1
Access
Default
Hex
15
Reserved by IEEE
always 0
CW
0
14
Reserved by IEEE
always 0
CW
0
13
Reserved by IEEE
always 0
CW
0
12
Reserved by IEEE
always 0
CW
0
11
Reserved by IEEE
always 0
CW
0
10
Reserved by IEEE
always 0
CW
0
9
Reserved by IEEE
always 0
CW
0
8
Reserved by IEEE
always 0
CW
0
7
Reserved by IEEE
always 0
CW
0
6
Reserved by IEEE
always 0
CW
0
5
Reserved by IEEE
always 0
CW
0
4
Parallel Detection Fault
no fault
more than one technology
appeared valid
RO
/LH
0
3
Link Partner Next Page Able
link partner is not Next
Page Able
link partner is Next Page
Able
RO
0
2Next Page Able
always 0 - next page not
supported
RO
0
1
Page Received
new link code word not
received
new link code word
received
RO
/LH
0
Link Partner is Auto-
Negotiation Able
link partner not able
link partner support Auto-
Negotiation
RO
0
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。