- 您现在的位置：买卖IC网 > PDF目录67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ICS1890Y-14 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 14/66页 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
21
ICS1890
Status Register (register 1 [0x01])
Status (register 1)
The ICS1890 status register is a 16-bit read-only register
used to indicate the basic status of theICS1890. It is accessed
via the management interface of the MII. It is initialized during
a power-up or reset to pre-defined default values.
100Base-T4 (bit 15)
This bit is permanently set to a logic zero indicating that the
ICS1890 is not able to support 100Base-T4 operation.
100Base-X Full Duplex (bit 14)
This bit defaults to a logic one indicating that the ICS1890
is able to support 100Base-X Full Duplex operation.
100Base-X Half Duplex (bit 13)
This bit defaults to a logic one indicating that the ICS1890
is able to support 100Base-X Half Duplex operation.
10 Mbps Full Duplex (bit 12)
This bit defaults to a logic one indicating that the ICS1890
is able to support 10Base-T Full Duplex operation.
10 Mbps Half Duplex (bit 11) This bit defaults to a logic
one indicating that the ICS1890 is able to support 10Base-T
Half Duplex operation.
Reserved (Bits 10 through 7)
These bits are reserved for future IEEE standards. When read,
logic zeroes are returned. Writing has no effect on ICS1890
operation.These bits may, however, be set using the Command
Override mechanism. This should only be done in accordance
with the IEEE 802.3 standard.
MF Preamble Suppression (bit 6)
This bit is permanently set to a logic zero indicating that the
ICS1890 is not able to support management frames not
preceded by a normal size preamble.
Bit
Definition
When bit=0
When bit=1
Access
Default
Hex
15
100Base-T4
always 0
RO
0
7
14
100Base-TX Full Duplex
TX full duplex not
supported
TX full duplex supported
CW
1
13
100Base-TX Half Duplex
TX half duplex not
supported
TX half duplex supported
CW
1
12
10Base-T Full Duplex
10 full duplex not
supported
10 full duplex supported
CW
1
11
10Base-T Half Duplex
10 half duplex not
supported
10 half duplex supported
CW
1
8
10
Reserved by IEEE
CW
0
9
Reserved by IEEE
CW
0
8
Reserved by IEEE
CW
0
7
Reserved by IEEE
CW
0
6
MF Preamble Suppression
Frames must have
preamble
RO
0
5
Auto-Negotiation
Complete
Auto-Negotiation in
process
Auto-Negotiation
completed
RO
0
4
Remote Fault
no fault detected
partner indicated a fault
RO /LH
0
3
Auto-Negotiation Ability
PHY is not able to Auto-
Negotiate
PHY is able to Auto-
Negotiate
RO
1
9
2
Link Status
link is not valid
link is valid
RO /LL
0
1
Jabber Detect
no jabber detected
jabber detected
RO /LH
0
Extended Capability
always 1
RO
1
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。