- 您现在的位置：买卖IC网 > PDF目录67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ICS1890Y-14 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 28/66页 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
34
ICS1890
Extended Control Register 2 (register 19 [0X13])
Extended Control Register 2 (register 19)
Node/Repeater Configuration (bit 15)
This bit directly reflects the status of the NOD/REP pin.
When this bit is logic zero, the device will default to Node
operation. SQE test will default to on. Carrier sense in half
duplex mode will be on transmit or receive activity.
When this bit is logic one, the device will default to Repeater
operation. SQE test will default to off. Carrier sense in half
duplex mode will be on receive activity only.
Hardware/Software Priority Status (bit 14)
This bit directly reflects the status of the HW/SW pin.
When this bit is logic zero, hardware pins have priority over
software settings. The 10/100SEL pin becomes an input and
controls speed selection. The DPXSEL pin becomes an input
and controls duplex selection. The ANSEL pin becomes an
input and chooses configuration with or without Auto-
Negotiation.
When configuration through Auto-Negotiation is selected,
the DPXSEL and 10/100SEL settings control the Auto-
Negotiation register 4 default settings and Auto-Negotiation
is enabled. When configuration without Auto-Negotiation is
selected, DPXSEL controls the duplex setting and 10/100SEL
controls the data rate setting.
When this bit is a logic one, software bits have priority over
hardware pin settings. The 10/100SEL pin becomes an output
indicating the link speed when LSTA the link is established
and parallels bit (17:15). The DPXSEL pin becomes an output
indicating the link duplex state when the link is established
and parallels bit (17:14). The ANSEL pin becomes an output
indicating whether auto-negotiation is being used and parallels
bit(0:12).
Bit
Definition
When bit=0
When bit=1
Access
Default
Hex
15
Node/Repeater Mode
Node Mode
Repeater Mode
RO
NOD/-
REP
14
Hardware/Software Priority
Hardware Priority
Software Priority
RO
HW/S-
W
13
Link Partner Supports
Remote Fault
unknown
partner supports Remote Fault
RO
0
12
Reserved for ICS
Read unspecified
RW /0
-
11
Reserved for ICS
Read unspecified
RW /0
-
10
Transmitted Remote Fault
Status
RF bit in transmitted LCW=0
RF bit in transmitted LCW=1
RW /0
-
9
Reserved for ICS
Read unspecified
RW /0
-
8
Reserved for ICS
Read unspecified
RW /0
-
7
Reserved for ICS
Read unspecified
RW /0
-
6
Reserved for ICS
Read unspecified
RW /0
-
5
Reserved for ICS
Read unspecified
RW /0
-
4
A-N Power-up Remote Fault
Normal
Remote Fault on Power-up
RW
0
3
Reserved for ICS
Read unspecified
RW /0
0
2
Reserved for ICS
Read unspecified
RW /0
-
1
Reserved for ICS
Read unspecified
RW /0
0
Automatic 100Base-TX
Power-down
Never Power-down automatically
Power-down automatically
RW
1
相关PDF资料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全称:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。