参数资料
型号: LFE3-35EA-6FN484C
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
中文描述: FPGA, PBGA484
封装: 23 X 23 MM, LEAD FREE, FPBGA-484
文件页数: 124/130页
文件大小: 2667K
代理商: LFE3-35EA-6FN484C
3-41
DC and Switching Characteristics
Lattice Semiconductor
LatticeECP3 Family Data Sheet
XAUI/Serial Rapid I/O Type 3 Electrical and Timing Characteristics
AC and DC Characteristics
Table 3-13. Transmit
Over Recommended Operating Conditions
Table 3-14. Receive and Jitter Tolerance
Over Recommended Operating Conditions
Symbol
Description
Test Conditions
Min.
Typ.
Max.
Units
TRF
Differential rise/fall time
20%-80%
80
ps
ZTX_DIFF_DC
Differential impedance
80
100
120
Ohms
JTX_DDJ
2, 3, 4
Output data deterministic jitter
0.17
UI
JTX_TJ
1, 2, 3, 4
Total output data jitter
0.35
UI
1. Total jitter includes both deterministic jitter and random jitter.
2. Jitter values are measured with each CML output AC coupled into a 50-ohm impedance (100-ohm differential impedance).
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
4. Values are measured at 2.5 Gbps.
Symbol
Description
Test Conditions
Min.
Typ.
Max.
Units
RLRX_DIFF
Differential return loss
From 100 MHz
to 3.125 GHz
10
dB
RLRX_CM
Common mode return loss
From 100 MHz
to 3.125 GHz
6—
dB
ZRX_DIFF
Differential termination resistance
80
100
120
Ohms
JRX_DJ
1, 2, 3
Deterministic jitter tolerance (peak-to-peak)
0.37
UI
JRX_RJ
1, 2, 3
Random jitter tolerance (peak-to-peak)
0.18
UI
JRX_SJ
1, 2, 3
Sinusoidal jitter tolerance (peak-to-peak)
0.10
UI
JRX_TJ
1, 2, 3
Total jitter tolerance (peak-to-peak)
0.65
UI
TRX_EYE
Receiver eye opening
0.35
UI
1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-14.
2. Jitter values are measured with each high-speed input AC coupled into a 50-ohm impedance.
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
4. Jitter tolerance parameters are characterized when Full Rx Equalization is enabled.
5. Values are measured at 2.5 Gbps.
相关PDF资料
PDF描述
LFEC10E-5FN256C
LFXTAL015822 QUARTZ CRYSTAL RESONATOR, 0.032768 MHz
LFXTAL033073BULK QUARTZ CRYSTAL RESONATOR, 22.1184 MHz
LGK2308-0301F 2.5 MM AUDIO CONNECTOR, JACK
LGP1331 6.3V, DC POWER PLUG OR JACK
相关代理商/技术参数
参数描述
LFE3-35EA-6FN484I 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 295 I/O 1.2V -6 Speed IND RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FN672C 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 310 I/O 1.2V -6 Speed RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FN672I 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 310 I/O 1.2V -6 Speed IND RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FTN256C 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 133 I/O 1.2V -6 Speed RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FTN256I 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 133 I/O 1.2V -6 Speed IND RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256