参数资料
型号: LFE3-35EA-6FN484C
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
中文描述: FPGA, PBGA484
封装: 23 X 23 MM, LEAD FREE, FPBGA-484
文件页数: 72/130页
文件大小: 2667K
代理商: LFE3-35EA-6FN484C
2-43
Architecture
Lattice Semiconductor
LatticeECP3 Family Data Sheet
On-Chip Programmable Termination
The LatticeECP3 supports a variety of programmable on-chip terminations options, including:
Dynamically switchable Single Ended Termination for SSTL15 inputs with programmable resistor values of 40,
50, or 60 ohms. This is particularly useful for low power JEDEC compliant DDR3 memory controller imple-
mentations. External termination to Vtt should be used for DDR2 memory controller implementation.
Common mode termination of 80, 100, 120 ohms for differential inputs
Figure 2-39. On-Chip Termination
See Table 2-12 for termination options for input modes.
Table 2-12. On-Chip Termination Options for Input Modes
IO_TYPE
TERMINATE to VTT
1, 2
DIFFRENTIAL TERMINATION RESISTOR
1
LVDS25
80, 100, 120
BLVDS25
80, 100, 120
MLVDS
80, 100, 120
HSTL18_I
40, 50, 60
HSTL18_II
40, 50, 60
HSTL18D_I
40, 50, 60
HSTL18D_II
40, 50, 60
HSTL15_I
40, 50, 60
HSTL15D_I
40, 50, 60
SSTL25_I
40, 50, 60
SSTL25_II
40, 50, 60
SSTL25D_I
40, 50, 60
SSTL25D_II
40, 50, 60
SSTL18_I
40, 50, 60
SSTL18_II
40, 50, 60
SSTL18D_I
40, 50, 60
SSTL18D_II
40, 50, 60
SSTL15
40, 50, 60
SSTL15D
40, 50, 60
1. TERMINATE to VTT and DIFFRENTIAL TERMINATION RESISTOR when turn on can only have
one setting per bank. Only left and right banks have this feature.
Use of TERMINATE to VTT and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive
in an I/O bank.
On-chip termination tolerance +/- 20%
2. External termination to VTT should be used when implementing DDR2 memory controller.
Parallel Single-Ended Input
Differential Input
Zo
+
-
Vtt
Control Signal
Off-chip
On-Chip
Programmable resistance (40, 50 and 60 Ohms)
Z0
+
-
Off-chip
On-Chip
Vtt*
*Vtt must be left floating for this termination
相关PDF资料
PDF描述
LFEC10E-5FN256C
LFXTAL015822 QUARTZ CRYSTAL RESONATOR, 0.032768 MHz
LFXTAL033073BULK QUARTZ CRYSTAL RESONATOR, 22.1184 MHz
LGK2308-0301F 2.5 MM AUDIO CONNECTOR, JACK
LGP1331 6.3V, DC POWER PLUG OR JACK
相关代理商/技术参数
参数描述
LFE3-35EA-6FN484I 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 295 I/O 1.2V -6 Speed IND RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FN672C 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 310 I/O 1.2V -6 Speed RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FN672I 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 310 I/O 1.2V -6 Speed IND RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FTN256C 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 133 I/O 1.2V -6 Speed RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFE3-35EA-6FTN256I 功能描述:FPGA - 现场可编程门阵列 33.3K LUTs 133 I/O 1.2V -6 Speed IND RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256