参数资料
型号: MRF89XAT-I/MQ
厂商: Microchip Technology
文件页数: 70/140页
文件大小: 0K
描述: RF ISM BAND TXRX 32 QFN
标准包装: 1
频率: 863MHz ~ 870MHz,902MHz ~ 928MHz,950MHz ~ 960MHz
数据传输率 - 最大: 200kbps
调制或协议: FSK,OOK
应用: ISM
功率 - 输出: 12.5dBm
灵敏度: -113dBm
电源电压: 2.1 V ~ 3.6 V
电流 - 接收: 3mA
电流 - 传输: 25mA
数据接口: PCB,表面贴装
存储容量: *
天线连接器: PCB,表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 32-WFQFN 裸露焊盘
包装: 标准包装
其它名称: MRF89XAT-I/MQDKR
MRF89XA
3.4.13
DATA OUTPUT
3.5
Control Block Description
After OOK or FSK demodulation, the baseband signal
is made available to the user on the DATA pin (pin 20),
3.5.1
SPI INTERFACE
when Continuous mode is selected. In Buffered and
Packet modes, the data is retrieved from the FIFO
through the SPI.
During Receive mode, the received data is filled into
the Shift register and then transferred onto the FIFO
stack. The FIFO is configured to generate an interrupt
For more information on standard SPI between the
MRF89XA and a Microcontroller, refer to Section 2.11,
Serial Peripheral Interface (SPI) .
3.5.2 SPI REGISTERS
The registers associated with SPI communication are:
after receiving a defined number of bits.
When the internal FIFO is enabled, the FIFO interrupt,
which is configured through the IRQ0 and IRQ1 pins
(pin 21 and 22), acts as a FIFOFULL interrupt,
indicating that the FIFO has been filled to its
?
?
?
?
GCONREG ( Register 2-1 )
DMODREG ( Register 2-2 )
FDEVREG ( Register 2-3 )
BRSREG ( Register 2-4 )
preprogrammed limit. The receiver starts filling the
FIFO with data when it identifies the synchronous
3.6
FIFO Handling
pattern through the synchronous pattern recognition
circuit. It is recommended to set the threshold to at
least half the length of the register (8 bits) to ensure that
the external host microcontroller has time to set up.
The synchronous pattern recognition circuit prevents
the FIFO from being filled up with noise, and therefore
avoids overloading the external host microcontroller.
The hardware description of the FIFO is described in
Section 2.12, FIFO and Shift Register (SR) . The FIFO
is handled by selecting the size of the FIFO, FIFO inter-
rupts, and clearing the FIFO.
3.6.1 SIZE SELECTION
The FIFO width is programmable to 16, 32, 48 or 64
3.4.14
RECEIVE MODE REGISTERS
bytes using the FSIZE<1:0> bits (FIFOCREG<7:6>).
The registers associated with Receive mode are:
3.6.2
INTERRUPT SOURCES AND FLAGS
?
?
?
?
?
?
?
?
?
?
?
?
?
?
?
?
?
?
GCONREG ( Register 2-1 )
DMODREG ( Register 2-2 )
FDEVREG ( Register 2-3 )
BRSREG ( Register 2-4 )
FLTHREG ( Register 2-5)
FIFOCREG ( Register 2-6 )
FTXRXIREG ( Register 2-14 )
FTPRIREG ( Register 2-14 )
RSTHIREG ( Register 2-16 )
FILCREG ( Register 2-17 )
PFCREG ( Register 2-18 )
SYNCREG ( Register 2-19 )
RSTSREG ( Register 2-21 )
OOKCREG ( Register 2-22 )
SYNCV31REG ( Register 2-23 )
SYNCV23REG ( Register 2-24 )
SYNCV15REG ( Register 2-25 )
SYNCV07REG ( Register 2-26 )
The MRF89XA generates an interrupt request for the
host microcontroller by pulling the IRQ0 or IRQ1 pins
low or high based on the events and configuration set-
tings of these interrupts. All interrupt sources and flags
are configured through the Interrupt Configuration reg-
isters, based on the occurrence of the following events:
? Interrupt Requests (IRQ0 and IRQ1) during differ-
ent receive stand-by data modes (such as Contin-
uous, Buffer and Packet) for following event
occurrences: SYNC, RSSI, PLREADY, ARDS-
MATCH and /FIFOEMPTY.
For example, Write Byte. The WRITEBYTE inter-
rupt source goes high for one bit period each time
a new byte is transferred from the shift register to
the FIFO (that is, each time a new byte is
received).
? Interrupt Requests (IRQ0 and IRQ1) during trans-
mit modes (such as Continuous, Buffer and
Packet) for the following event occurrences: Data
Clock, FIFOFULL, Transmit Done, Transmit Start
with IRQ0 and IRQ1.
For example, TX Done. The TXDONE interrupt
source goes high when the FIFO is empty and the
Shift register ’s last bit has been sent to the modu-
lator (that is, the last bit of the packet has been
sent). One bit period delay is required after the ris-
ing edge of TXDONE to ensure correct RF trans-
mission of the last bit. In practice this may not
require special care in the MCU software due to
IRQ processing time.
DS70622C-page 70
Preliminary
? 2010–2011 Microchip Technology Inc.
相关PDF资料
PDF描述
241-5-12L XFRMR PWR 115V 12.6VCT 1A LEADS
DPC-40-250 XFRMR PWR 115/230V 40VCT 250MA
ST-5-56 XFRMR PWR 115V 28V 440MA 12VA
6221 TIP STAIN-STEEL SHARP-PT .06"DMM
ST-5-48 XFRMR PWR 115V 24V 500MA 12VA
相关代理商/技术参数
参数描述
MRF8HP21080HR3 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780H-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray
MRF8HP21080HR5 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780H-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray
MRF8HP21080HSR3 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780S-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray
MRF8HP21080HSR5 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780S-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray
MRF8HP21130HR3 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 130W NI780-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray