- 您现在的位置：买卖IC网 > PDF目录18765 > MRF89XAT-I/MQ (Microchip Technology)RF ISM BAND TXRX 32 QFN PDF资料下载
参数资料
| 型号： | MRF89XAT-I/MQ |
| 厂商： | Microchip Technology |
| 文件页数： | 85/140页 |
| 文件大小： | 0K |
| 描述： | RF ISM BAND TXRX 32 QFN |
| 标准包装： | 1 |
| 频率： | 863MHz ~ 870MHz，902MHz ~ 928MHz，950MHz ~ 960MHz |
| 数据传输率 - 最大： | 200kbps |
| 调制或协议： | FSK，OOK |
| 应用： | ISM |
| 功率 - 输出： | 12.5dBm |
| 灵敏度： | -113dBm |
| 电源电压： | 2.1 V ~ 3.6 V |
| 电流 - 接收： | 3mA |
| 电流 - 传输： | 25mA |
| 数据接口： | PCB，表面贴装 |
| 存储容量： | * |
| 天线连接器： | PCB，表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-WFQFN 裸露焊盘 |
| 包装： | 标准包装 |
| 其它名称： | MRF89XAT-I/MQDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页当前第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
MRF89XA
3.11.3.3
Address Based
3.11.3.4
CRC-Based
Address filtering can be enabled through the
ADDFIL<1:0> bits (PKTCREG<2:1>). It adds another
level of filtering above Sync word, which is typically
useful in multi-node networks where a network ID is
shared between all nodes (Sync word) and each node
has its own ID (address).
Three address based filtering options are available:
? ADDFIL = 01 : Received address field is com-
pared with the internal register, NADDSREG. If
they match, the packet is accepted and
processed; otherwise, it is discarded.
? ADDFIL = 10 : Received address field is com-
pared with the internal register, NADDSREG, and
the constant 0x00. If either is a match, the
received packet is accepted and processed; oth-
erwise, it is discarded. This additional check with
a constant is useful for implementing broadcast in
multi-node networks.
? ADDFIL = 11 : Received address field is com-
pared with the internal register, NADDSREG, and
the constants 0x00 and 0xFF. If any of the three
matches, the received packet is accepted and
processed, otherwise it is discarded. These addi-
tional checks with constants are useful for
implementing broadcast commands of all nodes.
Here the received address byte, as part of the pay-
load, is not stripped off the packet and is made
available in the FIFO. In addition, NADDSREG
and ADDFIL<1:0> bits from PKTCREG only apply
to RX. On TX side, if address filtering is expected,
the address byte should be put into the FIFO like
any other byte of the payload.
The CRC check is enabled by setting the CHKCRCEN
bit (PKTCREG<3>). This bit is used for checking the
integrity of the message. A 16-bit CRC checksum is
calculated on the payload part of the packet and is
appended to the end of the transmitted message. The
CRC checksum is calculated on the received payload
and compared to the transmitted CRC. The result of the
comparison is stored in the STSCRCEN bit
(PKTCREG<0>) and an interrupt can also be gener-
ated on IRQ1.
? On the TX side a two byte CRC checksum is cal-
culated on the payload part of the packet and
appended to the end of the message.
? On the RX side the checksum is calculated on the
received payload and compared with the two
checksum bytes received. The result of the com-
parison is stored in the STSCRCEN bit from and
the CRCOK IRQ source (refer to Register 2-14 for
details).
By default, if the CRC check fails, the FIFO is cleared
and no interrupt is generated. This filtering function can
be disabled through the ACFCRC bit (FCRCREG<7>)
and if CRC fails, the FIFO is not cleared and only the
PLREADY interrupt goes high (for more information,
refer to Register 2-14 ). In both the cases, the two CRC
checksum bytes are stripped off by the packet handler
and only the payload is made available in the FIFO.
The CRC is based on the CCITT polynomial as illus-
trated in Figure 3-28 . This implementation also detects
errors due to leading and trailing zeros. For more infor-
mation on CRC polynomial computation in C#, see
Appendix B: “CRC Computation in C# (convertible
to c)”
FIGURE 3-28:
data input
CRC POLYNOMIAL IMPLEMENTATION
CRC Polynomial =X16+ X 12 + X 5 + 1
X 15
X 14
X 13
X 12
X 11
***
X5
X4
***
X0
? 2010–2011 Microchip Technology Inc.
Preliminary
DS70622C-page 85
相关PDF资料 |
PDF描述 |
|---|---|
| 241-5-12L | XFRMR PWR 115V 12.6VCT 1A LEADS |
| DPC-40-250 | XFRMR PWR 115/230V 40VCT 250MA |
| ST-5-56 | XFRMR PWR 115V 28V 440MA 12VA |
| 6221 | TIP STAIN-STEEL SHARP-PT .06"DMM |
| ST-5-48 | XFRMR PWR 115V 24V 500MA 12VA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MRF8HP21080HR3 | 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780H-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray |
| MRF8HP21080HR5 | 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780H-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray |
| MRF8HP21080HSR3 | 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780S-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray |
| MRF8HP21080HSR5 | 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 160W NI780S-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray |
| MRF8HP21130HR3 | 功能描述:射频MOSFET电源晶体管 HV8 2.1GHZ 130W NI780-4 RoHS:否 制造商:Freescale Semiconductor 配置:Single 晶体管极性: 频率:1800 MHz to 2000 MHz 增益:27 dB 输出功率:100 W 汲极/源极击穿电压: 漏极连续电流: 闸/源击穿电压: 最大工作温度: 封装 / 箱体:NI-780-4 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。