- 您现在的位置：买卖IC网 > PDF目录229297 > MT46V32M8BG-6AT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60 PDF资料下载
参数资料
| 型号： | MT46V32M8BG-6AT:G |
| 元件分类： | DRAM |
| 英文描述： | 32M X 8 DDR DRAM, 0.7 ns, PBGA60 |
| 封装： | (8 X 14) MM, LEAD FREE,PLASTIC, FBGA-60 |
| 文件页数： | 42/93页 |
| 文件大小： | 3632K |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DDR_x4x8x16_Core2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
45
2003 Micron Technology, Inc. All rights reserved.
256Mb: x4, x8, x16 DDR SDRAM
Commands
Refreshing: Starts with registration of an AUTO REFRESH command and ends when tRFC
is met. Once tRFC is met, the DDR SDRAM will be in the all banks idle state.
Accessing mode register: Starts with registration of an LMR command and ends when
tMRD has been met. Once tMRD is met, the DDR SDRAM will be in the all banks idle
state.
Precharging all: Starts with registration of a PRECHARGE ALL command and ends when
tRP is met. Once tRP is met, all banks will be in the idle state.
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle, and bursts are not in progress.
8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a
valid state for precharging.
9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of
bank.
10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto
precharge enabled and READs or WRITEs with auto precharge disabled.
11. Requires appropriate DM masking.
12. A WRITE command may be applied after the completion of the READ burst; otherwise, a
BURST TERMINATE must be used to end the READ burst prior to asserting a WRITE com-
mand.
Notes:
after tXSNR has been met (if the previous state was self refresh).
Table 31:
Truth Table 4 – Current State Bank n – Command to Bank m
Current State
CS#
RAS#
CAS#
WE#
Command/Action
Notes
Any
H
XXX
DESELECT (NOP/continue previous operation)
L
HHH
NO OPERATION (NOP/continue previous operation)
Idle
XXXX
Any command otherwise allowed to bank m
Row activating, active,
or precharging
LL
H
ACTIVE (select and activate row)
LHL
H
READ (select column and start READ burst)
LHL
L
WRITE (select column and start WRITE burst)
LL
H
L
PRECHARGE
Read (auto precharge
disabled)
LL
H
ACTIVE (select and activate row)
LHL
H
READ (select column and start new READ burst)
LHL
L
WRITE (select column and start WRITE burst)
LL
H
L
PRECHARGE
Write (auto precharge
disabled)
LL
H
ACTIVE (select and activate row)
LHL
H
READ (select column and start READ burst)
LHL
L
WRITE (select column and start new WRITE burst)
LL
H
L
PRECHARGE
Read (with auto-
precharge)
LL
H
ACTIVE (select and activate row)
LHL
H
READ (select column and start new READ burst)
LHL
L
WRITE (select column and start WRITE burst)
LL
H
L
PRECHARGE
Write (with auto-
precharge)
LL
H
ACTIVE (select and activate row)
LHL
H
READ (select column and start READ burst)
LHL
L
WRITE (select column and start new WRITE burst)
LL
H
L
PRECHARGE
相关PDF资料 |
PDF描述 |
|---|---|
| M29F800FB55N3E2 | 512K X 16 FLASH 5V PROM, 55 ns, PDSO48 |
| MC12L1NZGF | ROTARY SWITCH-12POSITIONS, SP12T, LATCHED, 0.25A, 28VDC, PANEL MOUNT-THREADED |
| MD00S1NCQF | ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, THROUGH HOLE-STRAIGHT |
| MD06L1NZGD | ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, PANEL MOUNT-THREADED |
| MD06L2NCQD | ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, THROUGH HOLE-STRAIGHT |
相关代理商/技术参数 |
参数描述 |
|---|
发布紧急采购，3分钟左右您将得到回复。