- 您现在的位置：买卖IC网 > PDF目录1958 > ORT8850L-3BM680C (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF资料下载
参数资料
| 型号： | ORT8850L-3BM680C |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 26/105页 |
| 文件大小： | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 产品变化通告： | Product Discontinuation 01/Aug/2011 |
| 标准包装： | 24 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页
Lattice Semiconductor
ORCA ORT8850 Data Sheet
27
Table 8. Byte Ordering, Quad STS-12 (OC-48) Format
All internal framing is based on the system frame pulse (SYS_FP) which is a one-cycle pulse at an 8kHz rate.
There is one system frame pulse for all 8 channels or both quads. When the framer receives the system frame
pulse the individual overhead bytes are identied.
HSI Macrocell
The ORT8850 High-Speed Interface (HSI) provides a physical medium for high-speed asynchronous serial data
transfer between ASIC devices. The devices can be mounted on the same PC board or mounted on different
boards and connected through the shelf back-plane. The ORT8850 CDR macro is an eight-channel Clock-Phase
Select (CPS) and data retime function with serial-to-parallel demultiplexing for the incoming data stream and paral-
lel-to-serial multiplexing for outgoing data. The ORT8850 uses an eight-channel HSI macro cell. The HSI macro
consists of three functionally independent blocks: receiver, transmitter, and PLL synthesizer.
The PLL synthesizer block generates the necessary 850 MHz clock for operation from a 106.25 MHz, reference.
The PLL synthesizer block is a common asset shared by all eight receive and transmit channels. The PLL refer-
ence clock must match the interface frequency.
The HSI_RX block receives differential 850 Mbits/s serial data without clock at its LVDS receiver input. Based on
data transitions, the receiver selects an appropriate 850 MHz clock phase for each channel to retime the data. The
retimed data and clock are then passed to the deMUX (deserializer) module. DeMUX module performs serial-to-
parallel conversion and provides the 106 Mbits/s data and clock.
The HSI_TX block receives 106 Mbits/s parallel data at its input. MUX (serializer) module performs a parallel-to-
serial conversion using an 850 MHz clock provided by the PLL/synthesizer block. The resulting 850 Mbits/s serial
data stream is then transmitted through the LVDS driver.
The loopback feature built into the HSI macro provides looping of the transmitter data output into the receiver input
when desired.
All rate examples described here are the maximum rates possible. The actual HSI internal clock rate is determined
by the provided reference clock rate. For example, if a 77.76 MHz reference clock is provided, the HSI macro will
operate at 622 Mbits/s.
Transmit Path Logic
In the transmit direction each STM quad will receive frame aligned streams of STS-12 data (maximum of four
streams per quad) from the FPGA logic. The transmitter receives data interface in a parallel 8-bit format. A com-
mon frame pulse for all 8 channels is provided as an input from the FPGA logic to the transmit SONET block.
The system frame pulse is a single pulse at the reference clock rate every 9720 clock cycles. For a 77.76 MHz ref-
erence clock this creates an 8KHz pulse rate. The system frame pulse (SYS_FP) is used to generate the A1/A2 in
the transmit direction. It is also used by the Pointer Mover Block to perform the line side loopback, which otherwise
uses the LINE_FP frame pulse also provided by the user from the FPGA to the Embeddded ASIC Block. The Func-
tion of the LINE_FP is mentioned in the Pointer Mover bypass description.
The system frame pulse is common to all channels in the transmit direction. Once it is received from the FPGA
logic, the data to be transmitted goes through the following processing steps:
A parity check is performed on the data
The Transport Overhead (TOH) data is modied (optional)
STS-12 A -->
12
9
6
3
11
8
5
2
10
7
4
1
STS-12 B -->
24
21
18
15
23
20
17
14
22
19
16
13
STS-12 C -->
36
33
30
27
35
32
29
26
34
31
28
25
STS-12 D -->
48
45
42
39
47
44
41
38
46
43
40
37
相关PDF资料 |
PDF描述 |
|---|---|
| P1010PSE5HFA | MPU PROTO 800/667 425-TEPBGA1 |
| P1013NXN2LFB | IC MPU 1067MHZ 689TEPBGA |
| P1013PSE2EFA | IC MPU PROTO 600MHZ 689-TEPBGA |
| P1014NSN5DFA | IC MPU 800MHZ 425TEPBGA1 |
| P1014NSN5FFA | IC MPU 800MHZ 425TEPBGA1 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ORT8850L-3BMN680C | 功能描述:FPGA - 现场可编程门阵列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT9303 | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303B | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303BL | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303G | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
发布紧急采购，3分钟左右您将得到回复。