- 您现在的位置：买卖IC网 > PDF目录1958 > ORT8850L-3BM680C (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF资料下载
参数资料
| 型号： | ORT8850L-3BM680C |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 41/105页 |
| 文件大小： | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 产品变化通告： | Product Discontinuation 01/Aug/2011 |
| 标准包装： | 24 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页
Lattice Semiconductor
ORCA ORT8850 Data Sheet
40
condition. It is also possible during operation for the channel to go into OOF. This may occur due to the removal of
either the frame pulse or the cable. If this is the case, AND is is part of a multi-channel alignment group, the realign-
ment procedure must be re-executed once the channel goes back into frame.
When a channel goes from the OOF state to the In-Frame state the OOF alarm bit is set per channel. The OOF
alarm bit is a per channel bit contained in the channel alarm register. It takes the receiver at least 4 full SONET
frames for the state machine to declare the In-Frame state. When the OOF bit is high the channel is in OOF. When
the OOF bit changes to a ‘0’ then the channel is back in frame and the realignment procedure should be executed.
Table 11 lists the register values to set up the ORT8850 for alignment FIFO sync realignment. The order is specic.
The values are given from the PowerPC point of view. If using the MPI to write data to the ORT8850, the value
given in the table is the value that should be used. If using the UMI of the system bus, the data value would need to
be byte ipped. The following setup procedures should be followed after the enabled channels have a valid frame
pulse, and are in the Frame state:
Table 11. Alignment FIFO Synch Realignment
RX Serial TOH Processing
Transport overhead is extracted from the receive data stream by the TOH extract block. The incoming data gets
loaded into a 36-byte shift register on the system clock domain. This, in turn, is clocked onto the TOH clock domain
at the start of the SPE time, where it can be clocked out.
The TOH processor is responsible for serializing all received TOH bytes of each channel through that channel's
corresponding serial TOH data port. The TOH serial ports are synchronized to the TOH clock (the same clock that
is being used by the serial ports on the transmitter side). This free-running TOH clock is provided to the core by
external circuitry and operates at a minimum frequency of 25 MHz and a maximum frequency of 77.76 MHz. Data
is transferred over serial links in a bursty fashion as controlled by the RX TOH clock enable signal, and is common
Register Address
Value (Binary)
Description
0x30020, bit 6
1
Force AIS-L in all channels of the group to be synchronized.
0x30038, bit 6
1
0x30050, bit 6
1
0x30068, bit 6
1
0x30080, bit 6
1
0x30098, bit 6
1
0x300B0, bit 6
1
0x300C8, bit 6
1
Wait for 4 SONET Frames (~500s)
0x30017, specic bits
1
Issue FIFO realignment commands.
0x30018, specic bits
1
Wait for Another 4 SONET Frames (~500s)
0x30017, specic bits
0
Clear FIFO alignment command register bits written in previous steps.
0x30018, specic bits
0
0x30020, bit 6
0
Release AIS-L in all channels of the group to allow normal data ow through the
reveiver.
0x30038, bit 6
0
0x30050, bit 6
0
0x30068, bit 6
0
0x30080, bit 6
0
0x30098, bit 6
0
0x300B0, bit 6
0
0x300C8, bit 6
0
相关PDF资料 |
PDF描述 |
|---|---|
| P1010PSE5HFA | MPU PROTO 800/667 425-TEPBGA1 |
| P1013NXN2LFB | IC MPU 1067MHZ 689TEPBGA |
| P1013PSE2EFA | IC MPU PROTO 600MHZ 689-TEPBGA |
| P1014NSN5DFA | IC MPU 800MHZ 425TEPBGA1 |
| P1014NSN5FFA | IC MPU 800MHZ 425TEPBGA1 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ORT8850L-3BMN680C | 功能描述:FPGA - 现场可编程门阵列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT9303 | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303B | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303BL | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303G | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
发布紧急采购，3分钟左右您将得到回复。