- 您现在的位置：买卖IC网 > PDF目录1958 > ORT8850L-3BM680C (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF资料下载
参数资料
| 型号： | ORT8850L-3BM680C |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 44/105页 |
| 文件大小： | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 产品变化通告： | Product Discontinuation 01/Aug/2011 |
| 标准包装： | 24 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页
Lattice Semiconductor
ORCA ORT8850 Data Sheet
43
A pointer action byte (H3) is allocated for SPE frequency justication purposes. Frequency justication is discussed
in a later section. The H3 byte is used in all STS-1s within an STS-N to carry the extra SPE byte in the event of a
negative pointer adjustment. The value contained in this byte when it's not used to carry the SPE byte is undened.
Pointer Interpreter State Machine.
The pointer interpreter's highest priority is to maintain accurate data ow (i.e., valid SPE only) into the elastic store.
This will ensure that any errors in the pointer value will be corrected by a standard, fully SONET compliant, pointer
interpreter without any data hits. This means that error checking for increment, decrement, and new data ag
(NDF) (i.e., 8 of 10) is maintained in order to ensure accurate data ow. A single valid pointer (i.e., 0-782) that dif-
fers from the current pointer will be ignored. Two consecutive incoming valid pointers that differ from the current
pointer will cause a reset of the J1 location to the latest pointer value (the generator will then produce an NDF).
This block is designed to handle single bit errors without affecting data ow or changing state.
The pointer interpreter has only three states (NORM, AIS, and CONC). NORM state will begin whenever two con-
secutive NORM pointers are received. If two consecutive NORM pointers that both differ from the current offset are
received, then the current offset will be reset to the last received NORM pointer. When the pointer interpreter
changes its offset, it causes the pointer generator to receive a J1 value in a new position. When the pointer gener-
ator gets an unexpected J1, it resets its offset value to the new location and declares an NDF. The interpreter is
only looking for two consecutive pointers that are different from the current value. These two consecutive NORM
pointers do not have to have the same value. For example, if the current pointer is ten and a NORM pointer with off-
set of 15 and a second NORM pointer with offset of 25 are received, then the interpreter will change the current
pointer to 25.
If the data is concatenated, the receipt of two consecutive CONC pointers causes CONC state to be entered. Once
in this state, offset values from the head of the concatenation chain are used to determine the location of the STS
SPE for each STS in the chain. Finally, if two consecutive AIS pointers cause the AIS state to occur. Any two con-
secutive normal or concatenation pointers will end this AIS state. This state will cause the data leaving the pointer
generator to be overwritten with 0xFF.
Figure 22. Pointer Mover State Machine
46
Yes
No
Note:
Yes = STS-Mc SPE can start in that STS-1.
No = STS-Mc SPE cannot start in that STS-1.
-
= Yes or no, depending on the particular value of M.
Table 13. Valid Starting Positions for and STS MC (Continued)
STS-1
Number
STS-3cSPE
STS-6cSPE
STS-9cSPE
STS-12cSPE
STS-15cSPE
STS-18c to
STS-48c
SPEs
Norm
CONC
2
x
CONC
2
x
NO
RM
2
x
NORM
2
x
AIS
AIS
2 x CONC
2 x AIS
相关PDF资料 |
PDF描述 |
|---|---|
| P1010PSE5HFA | MPU PROTO 800/667 425-TEPBGA1 |
| P1013NXN2LFB | IC MPU 1067MHZ 689TEPBGA |
| P1013PSE2EFA | IC MPU PROTO 600MHZ 689-TEPBGA |
| P1014NSN5DFA | IC MPU 800MHZ 425TEPBGA1 |
| P1014NSN5FFA | IC MPU 800MHZ 425TEPBGA1 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ORT8850L-3BMN680C | 功能描述:FPGA - 现场可编程门阵列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT9303 | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303B | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303BL | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303G | 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
发布紧急采购，3分钟左右您将得到回复。