参数资料
型号: RH80532NC021256
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478
封装: MICRO, FLIP CHIP, PGA-478
文件页数: 76/91页
文件大小: 1142K
代理商: RH80532NC021256
78
Datasheet
DPSLP#
Input
DPSLP# when asserted on the platform causes the processor to transition from the
Sleep State to the Deep Sleep state. In order to return to the Sleep State, DPSLP#
must be deasserted and BCLK[1:0] must be running.
DRDY#
Input/
Output
DRDY# (Data Ready) is asserted by the data driver on each data transfer,
indicating valid data on the data bus. In a multi-common clock data transfer, DRDY#
may be deasserted to insert idle clocks. This signal must connect the appropriate
pins of all processor FSB agents.
DSTBN[3:0]#
Input/
Output
Data strobe used to latch in D[63:0]#.
DSTBP[3:0]#
Input/
Output
Data strobe used to latch in D[63:0]#.
FERR#/PBE#
Output
FERR#/PBE# (floating point error/pending break event) is a multiplexed signal and
its meaning is qualified by STPCLK#. When STPCLK# is not asserted, FERR#/
PBE# indicates a floating-point error and will be asserted when the processor
detects an unmasked floating-point error. When STPCLK# is not asserted, FERR#/
PBE# is similar to the ERROR# signal on the INTEL 387 coprocessor, and is
included for compatibility with systems using MS-DOS*-type floating-point error
reporting. When STPCLK# is asserted, an assertion of FERR#/PBE# indicates that
the processor has a pending break event waiting for service. The assertion of
FERR#/PBE# indicates that the processor should be returned to the Normal state.
When FERR#/PBE# is asserted, indicating a break event, it will remain asserted
until STPCLK# is deasserted. For additional information on the pending break
event functionality, including the identification of support of the feature and enable/
disable information, refer to volume 3 of the Intel Architecture Software Developer's
Manual
and the Intel Processor Identification and the CPUID Instruction application
note.
GTLREF
Input
GTLREF determines the signal reference level for AGTL+ input pins. GTLREF
should be set at 2/3 V
CC. GTLREF is used by the AGTL+ receivers to determine if a
signal is a logical 0 or logical 1. Refer to the Mobile Intel
Pentium
4 Processor-M
and Intel
845MP/845MZ Chipset Platform Design Guide
for more information.
HIT#
HITM#
Input/
Output
Input/
Output
HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop operation
results. Any FSB agent may assert both HIT# and HITM# together to indicate that it
requires a snoop stall, which can be continued by reasserting HIT# and HITM#
together.
Table 35. Signal Description (Sheet 4 of 8)
Name
Type
Description
Signals
Associated Strobe
D[15:0]#, DBI0#
DSTBN0#
D[31:16]#, DBI1#
DSTBN1#
D[47:32]#, DBI2#
DSTBN2#
D[63:48]#, DBI3#
DSTBN3#
Signals
Associated Strobe
D[15:0]#, DBI0#
DSTBP0#
D[31:16]#, DBI1#
DSTBP1#
D[47:32]#, DBI2#
DSTBP2#
D[63:48]#, DBI3#
DSTBP3#
相关PDF资料
PDF描述
RH80532GC025512 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA478
RH80532GC021512 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478
RH80532GC017512 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA478
RH80536GE0362M 1860 MHz, MICROPROCESSOR, CPGA478
BX80536GE1733FJ 1730 MHz, MICROPROCESSOR, CPGA478
相关代理商/技术参数
参数描述
RH80532NC025256 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
RH80532NC029256 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
RH80532NC033256 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
RH80532NC049256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80532NC049256S L8SB 制造商:Intel 功能描述:INTEL CELERON PROCESSOR AVAILABLE AT 1.60 GHZ, 1.8 GHZ, 2.00 GHZ, 2.2 GHZ