- 您现在的位置：买卖IC网 > PDF目录69322 > RH80532NC021256 (INTEL CORP) 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478 PDF资料下载
参数资料
| 型号： | RH80532NC021256 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478 |
| 封装： | MICRO, FLIP CHIP, PGA-478 |
| 文件页数： | 81/91页 |
| 文件大小： | 1142K |
| 代理商： | RH80532NC021256 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页当前第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
82
Datasheet
§
THERMTRIP#
Output
Assertion of THERMTRIP# (Thermal Trip) indicates the processor junction
temperature has reached a level beyond which permanent silicon damage may
occur. Measurement of the temperature is accomplished through an internal
thermal sensor which is configured to trip at approximately 135°C. Upon assertion
of THERMTRIP#, the processor will shut off its internal clocks (thus halting program
execution) in an attempt to reduce the processor junction temperature. To protect
the processor, its core voltage (Vcc) must be removed following the assertion of
sequence and timing requirements.
For processors with CPUID of 0xF24:
Once activated, THERMTRIP# remains latched until RESET# is asserted. While
the assertion of the RESET# signal will de-assert THERMTRIP#, if the processor’s
junction temperature remains at or above the trip level, THERMTRIP# will again be
asserted.
For processors with CPUID of 0xF27 or higher:
Driving of the THERMTRIP# signal is enabled within 10 us of the assertion of
PWRGOOD and is disabled on de-assertion of PWRGOOD. Once activated,
THERMTRIP# remains latched until PWRGOOD is de-asserted. While the de-
assertion of the PWRGOOD signal will de-assert THERMTRIP#, if the processor’s
junction temperature remains at or above the trip level, THERMTRIP# will again be
asserted within 10 us of the assertion of PWRGOOD.
TMS
Input
TMS (Test Mode Select) is a JTAG specification support signal used by debug
tools.
TRDY#
Input
TRDY# (Target Ready) is asserted by the target to indicate that it is ready to receive
a write or implicit writeback data transfer. TRDY# must connect the appropriate pins
of all FSB agents.
TRST#
Input
TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be driven
low during power on Reset. This can be done with a 680 ohm pull-down resistor.
V
CCA
Input
V
CCA provides isolated power for the internal processor core PLL’s. Refer to the
Mobile Intel
Pentium
4 Processor-M and Intel
845MP/845MZ Chipset Platform
Design Guide
for complete implementation details.
V
CCIOPLL
Input
V
CCIOPLL provides isolated power for internal processor FSB PLL’s. Follow the
guidelines for V
CCA, and refer to the Mobile Intel
Pentium
4 Processor-M and
Intel
845MP/845MZ Chipset Platform Design Guide
for complete implementation
details.
V
CCSENSE
Output
V
CCSENSE is an isolated low impedance connection to processor core power (V
CC). It
can be used to sense or measure power near the silicon with little noise.
VCCVID
Input
Independent 1.2-V supply must be routed to VCCVID pin for the Mobile Celeron
Processor’s Voltage Identification circuit.
VID[4:0]
Output
VID[4:0] (Voltage ID) pins are used to support automatic selection of power supply
voltages (Vcc). Unlike some previous generations of processors, these are open
drain signals that are driven by the mobile Celeron processor and must be pulled up
to 3.3 V (max.) with 1-Kohm resistors. The voltage supply for these pins must be
valid before the VR can supply Vcc to the processor. Conversely, the VR output
must be disabled until the voltage supply for the VID pins becomes valid. The VID
pins are needed to support the processor voltage specification variations. See
Table 3 for definitions of these pins. The VR must supply the voltage that is
requested by the pins, or disable itself.
V
SSA
Input
V
SSA is the isolated ground for internal PLLs.
V
SSSENSE
Output
V
SSSENSE is an isolated low impedance connection to processor core VSS. It can be
used to sense or measure ground near the silicon with little noise.
Table 35. Signal Description (Sheet 8 of 8)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| RH80532GC025512 | 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA478 |
| RH80532GC021512 | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478 |
| RH80532GC017512 | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA478 |
| RH80536GE0362M | 1860 MHz, MICROPROCESSOR, CPGA478 |
| BX80536GE1733FJ | 1730 MHz, MICROPROCESSOR, CPGA478 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RH80532NC025256 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| RH80532NC029256 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| RH80532NC033256 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| RH80532NC049256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80532NC049256S L8SB | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR AVAILABLE AT 1.60 GHZ, 1.8 GHZ, 2.00 GHZ, 2.2 GHZ |
发布紧急采购，3分钟左右您将得到回复。