- 您现在的位置：买卖IC网 > PDF目录225140 > S29CD032G0RFFN003 (SPANSION LLC) 1M X 32 FLASH 2.7V PROM, 48 ns, PBGA80 PDF资料下载
参数资料
| 型号： | S29CD032G0RFFN003 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 1M X 32 FLASH 2.7V PROM, 48 ns, PBGA80 |
| 封装： | 13 X 11 MM, 1 MM PITCH, LEAD FREE, FORTIFIED, BGA-80 |
| 文件页数： | 41/81页 |
| 文件大小： | 1276K |
| 代理商： | S29CD032G0RFFN003 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页
44
S29CD-G Flash Family
S29CD-G_00_B1 March 3, 2009
Data
Sheet
(Pre limin ar y)
15.7.4
Unlock Bypass CFI Command
The Unlock Bypass CFI command is available for PROM programmers and target systems to read the CFI
codes while in Unlock Bypass mode. See Common Flash Interface (CFI) Command on page 47 for specific
CFI codes.
To return back to standard read operations, the Unlock Bypass Reset command must be issued.
The Unlock Bypass Program Command is ignored if the Secured Silicon sector is enabled.
15.7.5
Unlock Bypass Reset Command
The Unlock Bypass Reset command places the device in standard read/reset operating mode. Once
executed, normal read operations and user command sequences are available for execution.
The Unlock Bypass Program Command is ignored if the Secured Silicon sector is enabled.
15.8
Chip Erase Command
The Chip Erase command is used to erase the entire flash memory contents of the chip by issuing a single
command. Chip erase is a six-bus cycle operation. There are two unlock write cycles, followed by writing the
erase set-up command. Two more unlock write cycles are followed by the chip erase command. Chip erase
does not erase protected sectors.
The chip erase operation initiates the Embedded Erase algorithm, which automatically preprograms and
verifies the entire memory to an all zero pattern prior to electrical erase. The system is not required to provide
any controls or timings during these operations. Note that a hardware reset immediately terminates the
programming operation. The command sequence should be reinitiated once that bank returns to reading
array data, to ensure data integrity.
The Embedded Erase algorithm erase begins on the rising edge of the last WE# or CE# pulse (whichever
occurs first) in the command sequence. The status of the erase operation is determined three ways:
Data# polling of the DQ7 pin (See DQ7: Data# Polling on page 54)
Checking the status of the toggle bit DQ6 (See DQ6: Toggle Bit I on page 56)
Checking the status of the RY/BY# pin (See RY/BY#: Ready/Busy# on page 54)
Once erasure begins, only the Erase Suspend command is valid. All other commands are ignored.
When the Embedded Erase algorithm is complete, the device returns to reading array data, and addresses
are no longer latched. Note that an address change is required to begin read valid array data.
Figure 15.2 on page 46 illustrates the Embedded Erase Algorithm. See Erase/Program Operations
on page 68 for parameters, and Figure 24.8 on page 69 and Figure 24.9 on page 69 for timing diagrams.
15.9
Sector Erase Command
The Sector Erase command is used to erase individual sectors or the entire flash memory contents. Sector
erase is a six-bus cycle operation. There are two unlock write cycles, followed by writing the erase set-up
command. Two more unlock write cycles are then followed by the erase command (30h). The sector address
(any address location within the desired sector) is latched on the falling edge of WE# or CE# (whichever
occurs last) while the command (30h) is latched on the rising edge of WE# or CE# (whichever occurs first).
Specifying multiple sectors for erase is accomplished by writing the six bus cycle operation, as described
above, and then following it by additional writes of only the last cycle of the Sector Erase command to
addresses or other sectors to be erased. The time between Sector Erase command writes must be less than
80 s, otherwise the command is rejected. It is recommended that processor interrupts be disabled during
this time to guarantee this critical timing condition. The interrupts can be re-enabled after the last Sector
Erase command is written. A time-out of 80 s from the rising edge of the last WE# (or CE#) initiates the
execution of the Sector Erase command(s). If another falling edge of the WE# (or CE#) occurs within the 80
s time-out window, the timer is reset. Once the 80 s window times out and erasure begins, only the Erase
Suspend command is recognized (See Sector Erase and Program Suspend Command on page 45 and
Sector Erase and Program Resume Command on page 47). If that occurs, the sector erase command
sequence should be reinitiated once that bank returns to reading array data, to ensure data integrity. Loading
the sector erase registers may be done in any sequence and with any number of sectors.
相关PDF资料 |
PDF描述 |
|---|---|
| S29CD032G0RQFI012 | 1M X 32 FLASH 2.7V PROM, 48 ns, PQFP80 |
| S29CL032J0JFAM020 | 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL032J0JFFM020 | 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL032J0RFAM012 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29GL032A10TAIR11 | Ceramic Chip Capacitors / High Voltage; Capacitance [nom]: 3.3pF; Working Voltage (Vdc)[max]: 500V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Solder (SnPb) Plated Nickel Barrier; Body Dimensions: 0.079" x 0.049"; Container: Bulk; Features: High Voltage; Unmarked |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29CD032J0MQAN010 | 制造商:Spansion 功能描述: |
| S29CD032J0MQFM010U | 制造商:Spansion 功能描述:N/A - Trays |
| S29CD032J0PFAM010 | 制造商:Spansion 功能描述: |
| S29CD032J0PQFI010 | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
发布紧急采购，3分钟左右您将得到回复。