- 您现在的位置：买卖IC网 > PDF目录297343 > S71JL064H80BFI122 (ADVANCED MICRO DEVICES INC) SPECIALTY MEMORY CIRCUIT, PBGA73 PDF资料下载
参数资料
| 型号： | S71JL064H80BFI122 |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 存储器 |
| 英文描述： | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| 封装： | 11.60 X 8 MM, FBGA-73 |
| 文件页数： | 38/95页 |
| 文件大小： | 2244K |
| 代理商： | S71JL064H80BFI122 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页
February 25, 2004 S71JLxxxHxx_00A1
S29JL064H
43
Pre l i m i n a r y
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O pins operate in the byte or
word configuration. If the BYTE# pin is set at logic ‘1’, the device is in word con-
figuration, DQ15–DQ0 are active and controlled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte configuration, and only
data I/O pins DQ7–DQ0 are active and controlled by CE# and OE#. The data I/
O pins DQ14–DQ8 are tri-stated, and the DQ15 pin is used as an input for the
LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must drive the CE# and OE#
pins to VIL. CE# is the power control and selects the device. OE# is the output
control and gates array data to the output pins. WE# should remain at VIH. The
BYTE# pin determines whether the device outputs array data in words or bytes.
The internal state machine is set for reading array data upon device power-up,
or after a hardware reset. This ensures that no spurious alteration of the memory
content occurs during the power transition. No command is necessary in this
mode to obtain array data. Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid data on the device data
outputs. Each bank remains enabled for read access until the command register
contents are altered.
Refer to the AC "Read-Only Operations" section table for timing specifications and
active current specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which includes programming data
to the device and erasing sectors of memory), the system must drive WE# and
CE# to VIL, and OE# to VIH.
For program operations, the BYTE# pin determines whether the device accepts
program data in bytes or words. Refer to “Word/Byte Configuration” for more
information.
The device features an Unlock Bypass mode to facilitate faster programming.
Once a bank enters the Unlock Bypass mode, only two write cycles are required
to program a word or byte, instead of four. The “Byte/Word Program Command
Sequence” section has details on programming data to the device using both
standard and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sectors, or the entire device.
Table 3 indicates the address space that each sector occupies. Similarly, a “sector
address” is the address bits required to uniquely select a sector. The “Command
Definitions” section has details on erasing a sector or the entire chip, or suspend-
ing/resuming the erase operation.
The device address space is divided into four banks. A “bank address” is the ad-
dress bits required to uniquely select a bank.
ICC2 in the DC Characteristics table represents the active current specification for
the write mode. The "AC Characteristics" section contains timing specification ta-
bles and timing diagrams for write operations.
相关PDF资料 |
PDF描述 |
|---|---|
| S71JL064H80BAI020 | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| S71WS512NC0BAWEK2 | Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWEK3 | Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWEN0 | Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWEN2 | Stacked Multi-Chip Product (MCP) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S71KL512SC0BHV000 | 功能描述:IC 512MB FLASH 64MB DRAM 24FBGA 制造商:cypress semiconductor corp 系列:HyperFlash? + HyperRAM? KL 包装:托盘 零件状态:在售 格式 - 存储器:多芯（FLASH/RAM） 存储器类型:FLASH + DRAM 存储容量:512Mbit Flash, 64Mbit RAM 速度:100MHz 接口:并联，串行 电压 - 电源:2.7 V ~ 3.6 V 工作温度:-40°C ~ 105°C（TA） 封装/外壳:24-VBGA 供应商器件封装:24-FBGA（6x8） 标准包装:338 |
| S71NS032J80 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71NS032J80BJWRA | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71NS032JA0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71NS032JA0BJWRT | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
发布紧急采购，3分钟左右您将得到回复。