- 您现在的位置：买卖IC网 > PDF目录297343 > S71JL064H80BFI122 (ADVANCED MICRO DEVICES INC) SPECIALTY MEMORY CIRCUIT, PBGA73 PDF资料下载
参数资料
| 型号： | S71JL064H80BFI122 |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 存储器 |
| 英文描述： | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| 封装： | 11.60 X 8 MM, FBGA-73 |
| 文件页数： | 69/95页 |
| 文件大小： | 2244K |
| 代理商： | S71JL064H80BFI122 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页当前第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页
February 25, 2004 S71JLxxxHxx_00A1
S29JL064H
71
Pre l i m i n a r y
and DQ6 in graphical form.
Reading Toggle Bits DQ6/DQ2
Refer to 7 for the following discussion. Whenever the system initially begins read-
ing toggle bit status, it must read DQ15–DQ0 (or DQ7–DQ0 for x8-only device)
at least twice in a row to determine whether a toggle bit is toggling. Typically, the
system would note and store the value of the toggle bit after the first read. After
the second read, the system would compare the new value of the toggle bit with
the first. If the toggle bit is not toggling, the device has completed the program
or erase operation. The system can read array data on DQ15–DQ0 (or DQ7–DQ0
for x8-only device) on the following read cycle.
However, if after the initial two read cycles, the system determines that the toggle
bit is still toggling, the system also should note whether the value of DQ5 is high
(see the section on DQ5). If it is, the system should then determine again
whether the toggle bit is toggling, since the toggle bit may have stopped toggling
just as DQ5 went high. If the toggle bit is no longer toggling, the device has suc-
cessfully completed the program or erase operation. If it is still toggling, the
device did not completed the operation successfully, and the system must write
the reset command to return to reading array data.
The remaining scenario is that the system initially determines that the toggle bit
is toggling and DQ5 has not gone high. The system may continue to monitor the
toggle bit and DQ5 through successive read cycles, determining the status as de-
scribed in the previous paragraph. Alternatively, it may choose to perform other
system tasks. In this case, the system must start at the beginning of the algo-
rithm when it returns to determine the status of the operation (top of 7).
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has exceeded a specified in-
ternal pulse count limit. Under these conditions DQ5 produces a “1,” indicating
that the program or erase cycle was not successfully completed.
The device may output a “1” on DQ5 if the system tries to program a “1” to a
location that was previously programmed to “0.” Only an erase operation can
change a “0” back to a “1.” Under this condition, the device halts the opera-
tion, and when the timing limit has been exceeded, DQ5 produces a “1.”
Under both these conditions, the system must write the reset command to return
to the read mode (or to the erase-suspend-read mode if a bank was previously
in the erase-suspend-program mode).
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the system may read DQ3 to de-
termine whether or not erasure has begun. (The sector erase timer does not
apply to the chip erase command.) If additional sectors are selected for erasure,
the entire time-out also applies after each additional sector erase command.
When the time-out period is complete, DQ3 switches from a “0” to a “1.” If the
time between additional sector erase commands from the system can be as-
sumed to be less than 50 s, the system need not monitor DQ3. See also the
After the sector erase command is written, the system should read the status of
DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is “1,” the Embedded Erase
相关PDF资料 |
PDF描述 |
|---|---|
| S71JL064H80BAI020 | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| S71WS512NC0BAWEK2 | Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWEK3 | Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWEN0 | Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWEN2 | Stacked Multi-Chip Product (MCP) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S71KL512SC0BHV000 | 功能描述:IC 512MB FLASH 64MB DRAM 24FBGA 制造商:cypress semiconductor corp 系列:HyperFlash? + HyperRAM? KL 包装:托盘 零件状态:在售 格式 - 存储器:多芯（FLASH/RAM） 存储器类型:FLASH + DRAM 存储容量:512Mbit Flash, 64Mbit RAM 速度:100MHz 接口:并联，串行 电压 - 电源:2.7 V ~ 3.6 V 工作温度:-40°C ~ 105°C（TA） 封装/外壳:24-VBGA 供应商器件封装:24-FBGA（6x8） 标准包装:338 |
| S71NS032J80 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71NS032J80BJWRA | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71NS032JA0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71NS032JA0BJWRT | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
发布紧急采购，3分钟左右您将得到回复。