- 您现在的位置：买卖IC网 > PDF目录11652 > AD9992BBCZ (Analog Devices Inc)IC CCD SGNL PROC 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9992BBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/92页 |
| 文件大小： | 0K |
| 描述： | IC CCD SGNL PROC 12BIT 105CSPBGA |
| 产品变化通告： | AD9992 Discontinuation 22/Feb/2012 |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 27mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
AD9992
Rev. C | Page 23 of 92
Register
Length
Range
Description
HBLKALT_PAT2
3b
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 1 pattern.
HBLKALT_PAT3
3b
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 2 pattern.
HBLKALT_PAT4
3b
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 3 pattern.
HBLKALT_PAT5
3b
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 4 pattern.
HBLKALT_PAT6
3b
0 to 5 even repeat area
HBLK Mode 2, Odd Field Repeat Area 5 pattern.
HBLK
H-BLANK REPEATING PATTERN IS CREATED USING HBLKLEN AND HBLKREP REGISTERS
H1/H3
H2/H4
HBLKSTART
HBLKTOGE1
HBLKTOGE2
HBLKEND
HBLKTOGE3
HBLKTOGE4
HBLKLEN
HBLKREP NUMBER 1
HBLKREP NUMBER 2
HBLKREP NUMBER 3
HBLKREP = 3
05
89
1-
02
7
Figure 27. HBLK Repeating Pattern Using HBLKMODE = 1
HBLK Mode 1 Operation
Multiple repeats of the HBLK signal are enabled by setting
HBLKMODE to 1. In this mode, the HBLK pattern can be
generated using a different set of registers: HBLKSTART,
HBLKEND, HBLKLEN, and HBLKREP, along with the six
toggle positions (see Figure 27).
Separate toggle positions are available for even and odd lines. If
alternation is not needed, the same values should be loaded into
the registers for even (HBLKTOGE) and odd (HBLKTOGO) lines.
Generating HBLK Line Alternation
HBLK Mode 0 and HBLK Mode 1 provide the ability to
alternate different HBLK toggle positions on even and odd
lines. HBLK line alternation can be used in conjunction with
V-pattern odd/even alternation or on its own. Separate toggle
positions are available for even and odd lines. If even/odd line
alternation is not required, the same values should be loaded into
the registers for even (HBLKTOGE) and odd (HBLKTOGO) lines.
Increasing H-Clock Width During HBLK
HBLK Mode 0 and HBLK Mode 1 allow the H1 to H8 pulse
widths to be increased during the HBLK interval. As shown in
Figure 28, the H-clock frequency can be reduced by a factor of
1/2, 1/4, 1/6, 1/8, 1/10, 1/12, and so on, up to 1/30. To enable
this feature, the HCLK_WIDTH register (Address 0x34,
Bits [7:4]) is set to a value between 1 and 15. When this register
is set to 0, the wide HCLK feature is disabled. The reduced
frequency occurs only for H1 to H8 pulses that are located
within the HBLK area.
The HCLK_WIDTH register is generally used in conjunction
with special HBLK patterns to generate vertical and horizontal
mixing in the CCD.
Note that the wide HCLK feature is available only in HBLK
Mode 0 and HBLK Mode 1. HBLK Mode 2 does not support
wide HCLKs.
Table 12. HCLK Width Register
Register
Length
Description
HCLK_WIDTH
4b
Controls H1 to H8 pulse widths
during HBLK as a fraction of pixel rate
0: Same frequency as pixel rate
1: 1/2 pixel frequency, that is, doubles
the HCLK pulse width
2: 1/4 pixel frequency
3: 1/6 pixel frequency
4: 1/8 pixel frequency
5: 1/10 pixel frequency
…
15: 1/30 pixel frequency
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JN3-IY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VI-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
| VI-JN2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VI-JN2-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD22050NZ | IC AMP DIFF SGL SUPPLY 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1 |
| AD9993BBCZRL | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1,500 |
| AD9993-EBZ | 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1 |
| AD9994 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。