- 您现在的位置：买卖IC网 > PDF目录11652 > AD9992BBCZ (Analog Devices Inc)IC CCD SGNL PROC 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9992BBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 61/92页 |
| 文件大小： | 0K |
| 描述： | IC CCD SGNL PROC 12BIT 105CSPBGA |
| 产品变化通告： | AD9992 Discontinuation 22/Feb/2012 |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 27mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
AD9992
Rev. C | Page 64 of 92
POWER-UP SEQUENCE FOR MASTER MODE
When the AD9992 is powered up, the following sequence is
recommended (refer to Figure 74 for each step). A SYNC signal
is required for master mode operation. If an external SYNC
pulse is not available, it is possible to generate an internal SYNC
event by writing to the SWSYNC register.
1.
Turn on the power supplies for AD9992 and start the master
clock, CLI.
2.
Reset the internal AD9992 registers by writing 1 to the
SW_RST register (Address 0x10).
3.
By default, Vertical Output XV1 to Vertical Output XV24
are low. If necessary, write to the Standby3 output polarity
(Address 0x26) to set different polarities for the vertical
outputs in order to avoid damage to the V-driver and
CCD. Write to Address 0x1C to configure each V-output
as a vertical transfer clock (XV) or sensor pulse (VSG).
4.
If using an external V-driver in conjunction with the
AD9992, power up the V-driver supplies, VH and VL,
anytime after Step 3 is complete to set the proper polarities.
5.
Load the required registers to configure the necessary
vertical timing, horizontal timing, high speed timing, and
shutter timing. Set the recommended start-up address,
0xD8, to 0x888.
6.
To place the part into normal power operation, write 0x04
to Register Address 0x00. This sets the STANDBY register
(AFE Register Address 0x00, Bits [1:0]) to normal operation
and enables the OB clamp (AFE Register Address 0x00,
Bit 2). If the CLO output is being used to drive a crystal, also
power up the CLO oscillator by writing 1 to Address 0x15.
7.
By default, the internal timing core is held in a reset state,
with TGCORE_RSTB register = 0. Write 1 to the
TGCORE_RSTB register (Address 0x14) to start the internal
timing core operation. Note that, if a 2× clock is used for
the CLI input, the CLIDIVIDE register (0x0D) should be
set to 1 before resetting the timing core.
8.
Configure the AD9992 for master mode timing by writing 1
to the MASTER register (Address 0x20).
9.
Write 1 to the OUTCONTROL register (Address 0x11).
This allows the outputs to become active after the next
SYNC rising edge. Normally OUTCONTROL takes effect
after the next VD edge; however, because the part is just
being powered up, there is no VD edge until the rising
edge of the SYNC signal.
10.
Generate a SYNC event. If SYNC is high at power-up,
bring the SYNC input low for a minimum of 100 ns, and
then bring SYNC high again. This causes the internal
counters to reset and starts VD/HD operation. The first
VD/HD edge allows VD-updated register updates to
occur, including OUTCONTROL to enable all outputs.
If a hardware SYNC is not available, the SWSYNC register
(Address 0x13, Bit 14) can be used to initiate a SYNC event.
POWER
SUPPLIES
SERIAL
WRITES
VD
(OUTPUT)
1H
FIRST FIELD
SYNC
(INPUT)
CLI
(INPUT)
HD
(OUTPUT)
H-CLOCKS
XV1 TO XV24
SUBCK
tSYNC
0V
VH SUPPLY FOR V-DRIVER (IF USING EXTERNAL V-DRIVER)
VL SUPPLY FOR V-DRIVER (IF USING EXTERNAL V-DRIVER)
HI-Z BY
DEFAULT
HI-Z BY
DEFAULT
LOW BY
DEFAULT
HI-Z BY
DEFAULT
4
23
5
6
7
8
9
10
1V
H2, H4, H6, H8
H1, H3, H5, H7, RG
CLOCKS ACTIVE WHEN OUTCONTROL
REGISTER IS UPDATED AT VD/HD EDGE
05
89
1-
06
9
Figure 74. Recommended Power-Up Sequence and Synchronization, Master Mode
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JN3-IY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VI-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
| VI-JN2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VI-JN2-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD22050NZ | IC AMP DIFF SGL SUPPLY 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1 |
| AD9993BBCZRL | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1,500 |
| AD9993-EBZ | 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1 |
| AD9994 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。