- 您现在的位置：买卖IC网 > PDF目录11652 > AD9992BBCZ (Analog Devices Inc)IC CCD SGNL PROC 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9992BBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/92页 |
| 文件大小： | 0K |
| 描述： | IC CCD SGNL PROC 12BIT 105CSPBGA |
| 产品变化通告： | AD9992 Discontinuation 22/Feb/2012 |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 27mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
AD9992
Rev. C | Page 30 of 92
Table 14. Summary of V-Sequence Registers (see Table 10 and Table 11 for the CLPOB, PBLK, and HBLK Pattern Register
s)
Register
Length
Description
HOLD
4b
Use in conjunction with VMASK_EN.
1: HOLD function instead of FREEZE/RESUME function.
VMASK_EN
4b
Enables the masking of XV1 to XV24 outputs at the locations specified by the FREEZE/RESUME registers.
1: Enable masking for all groups. One bit for each set of Freeze and Resume Positions 1 to 4.
CONCAT_GRP
4b
Combines toggle positions of Groups A/B/C/D when enabled. Only Group A settings for start, polarity, length,
and repetition are used when this mode is selected.
0: Disable.
1: Enable the addition of all toggle positions from VPATSELA/B/C/D.
2: Test mode only. Do not use.
…
15: Test mode only. Do not use.
VREP_MODE
2b
Selects line alternation for V-output repetitions. Note separate controls for Group A and Groups B/C/D.
0: Disable alternation. Group A uses VREPA_1, Groups B/C/D use VREP _EVEN for all lines.
1: 2-line. Group A alternates VREPA_1 and VREPA_2. Groups B/C/D alternate VREP_EVEN and VREP_ODD.
2: 3-line. Group A alternates VREPA_1, VREPA_2, and VREPA_3. Groups B/C/D follow a VREP_EVEN, VREP_ODD,
VREP_ODD, VREP_EVEN, VREP_ODD, VREP_ODD pattern.
3: 4-line. Group A alternates VREPA_1, VREPA_2, VREPA_3, VREPA_4. Groups B/C/D follow 2-line alternation.
LASTREPLEN_EN
4b
Enables a separate pattern length to be used during the last repetition of the V-sequence. One bit for
each group (A, B, C, and D). Set bit high to enable. Group A is the LSB. Recommended value is enabled.
LASTTOG_EN
4b
Enables a final toggle position to be added at the end of the V-sequence. The toggle position is shared
by all V-outputs in the same group. One bit for each group. Set bit high to enable. Group A is the LSB.
HDLENE
13b
HD line length for even lines in the V-sequence.
HDLENO
13b
HD line length for odd lines in the V-sequence.
VPOL_A
24b
Group A start polarity bits for each XV1 to XV24 output.
VPOL_B
24b
Group B start polarity bits for each XV1 to XV24 output.
VPOL_C
24b
Group C start polarity bits for each XV1 to XV24 output.
VPOL_D
24b
Group D start polarity bits for each XV1 to XV24 output.
GROUPSEL_0
24b
Assigns each XV1 to XV12 output to either Group A/B/C/D. Two bits for each signal. Bits [1:0] are for XV1, Bits
[3:2] are for XV2 … Bits [23:22] are for XV12.
0: Assign to Group A
1: Assign to Group B
2: Assign to Group C
3: Assign to Group D
GROUPSEL_1
24b
Assigns each XV13 to XV24 output to either Group A/B/C/D. Two bits for each signal. Bits [1:0] are for XV13,
Bits [3:2] are for XV14 … Bits [23:22] are for XV24.
0: Assign to Group A.
1: Assign to Group B.
2: Assign to Group C.
3: Assign to Group D.
VPATSELA
5b
Selected V-pattern for Group A.
VPATSELB
5b
Selected V-pattern for Group B.
VPATSELC
5b
Selected V-pattern for Group C.
VPATSELD
5b
Selected V-pattern for Group D.
VSTARTA
13b
Start position for the selected V-Pattern Group A.
VSTARTB
13b
Start position for the selected V-Pattern Group B.
VSTARTC
13b
Start position for the selected V-Pattern Group C.
VSTARTD
13b
Start position for the selected V-Pattern Group D.
VLENA
13b
Length of selected V-Pattern Group A.
VLENB
13b
Length of selected V-Pattern Group B.
VLENC
13b
Length of selected V-Pattern Group C.
VLEND
13b
Length of selected V-Pattern Group D.
VREPA_1
13b
Number of repetitions for the V-Pattern Group A for first lines (even).
VREPA_2
13b
Number of repetitions for the V-Pattern Group A for second lines (odd).
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JN3-IY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VI-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
| VI-JN2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VI-JN2-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD22050NZ | IC AMP DIFF SGL SUPPLY 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1 |
| AD9993BBCZRL | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1,500 |
| AD9993-EBZ | 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1 |
| AD9994 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。