- 您现在的位置：买卖IC网 > PDF目录11652 > AD9992BBCZ (Analog Devices Inc)IC CCD SGNL PROC 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9992BBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 33/92页 |
| 文件大小： | 0K |
| 描述： | IC CCD SGNL PROC 12BIT 105CSPBGA |
| 产品变化通告： | AD9992 Discontinuation 22/Feb/2012 |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 27mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
AD9992
Rev. C | Page 39 of 92
Complete Field: Combining V-Sequences
After the V-sequences are created, they are combined to create
different readout fields. A field consists of up to nine regions,
and within each region, a different V-sequence can be selected.
Figure 48 shows how the sequence change positions (SCP)
designate the line boundary for each region and how the SEQ
registers then select which V-sequence is used in each region.
Registers to control the VSG outputs are also included in the field
registers. Table 17 summarizes the registers used to create the
fields.
The SEQ registers, one for each region, select which V-sequences
are active in each region. The MULT_SWEEP registers, one for
each region, are used to enable sweep mode and/or multiplier
mode in any region. The SCP registers create the line boundaries
for each region. The VDLEN register specifies the total number of
lines in the field. The HDLEN register specifies the total number of
pixels per line, and the HDLASTLEN register specifies the
number of pixels in the last line of the field.
The VPATSECOND register is used to add a second V-pattern
group to the XV1 to XV10 outputs in the vertical sensor gate
(VSG) line. The SGMASK register is used to enable or disable each
individual VSG output. There are two bits for each VSG output
to enable separate masking in SGACTLINE1 and SGACTLINE2.
Setting a masking bit high masks the output; setting it low enables
the output. The VSGPATSEL register assigns one of the eight
SG patterns to each VSG output. Individual SG patterns are created
separately using the SG pattern registers. The SGACTLINE1
register specifies which line in the field contains the VSG outputs.
The optional SGACTLINE2 register allows the same VSG pulses to
be repeated on a different line. Separate masking is not available
for SGACTLINE1 and SGACTLINE2.
Table 17. Field Registers (CLPOB, PBLK Masking Shown in Table 10)
Register
Length
Range
Description
SEQx
5b
0 to 31 V-sequence number
Selected V-sequence for each region in the field.
MULT_SWEEP
2b
0 to 3
Enables multiplier mode and/or sweep mode for each region.
0: Multiplier off, sweep off.
1: Multiplier off, sweep on.
2: Multiplier on, sweep off.
3: Multiplier on, sweep on.
SCP
13b
0 to 8191 line number
Sequence change position for each region.
VDLEN
13b
0 to 8191 lines
Total number of lines in each field.
HDLASTLEN
13b
0 to 8191 pixels
Length in pixels of the last HD line in each field.
VSGPATSEL
24b
High/low
VSGPATSEL selects which V-pattern toggle positions are used. When set to 0,
Toggle 1 and Toggle 2 are used. When set to 1, Toggle 3 and Toggle 4 are used.
[0]: XV1 selection (0 = use XVTOG1, XVTOG2; 1 = use XVTOG3, XVTOG4).
…
[23]: XV24 selection.
SGMASK
24b
High/low, each VSG
Set high to mask each individual VSG output.
[0]: XV1 mask.
…
[23]: XV24 mask.
SGACTLINE1
13b
0 to 8191 line number
Selects the line in the field where the VSG signals are active.
SGACTLINE2
13b
0 to 8191 line number
Selects a second line in the field to repeat the VSG signals. If not used,
set this equal to SGACTLINE1 or to the maximum value.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JN3-IY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VI-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
| VI-JN2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VI-JN2-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD22050NZ | IC AMP DIFF SGL SUPPLY 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1 |
| AD9993BBCZRL | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1,500 |
| AD9993-EBZ | 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1 |
| AD9994 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。