参数资料
型号: AD9992BBCZ
厂商: Analog Devices Inc
文件页数: 77/92页
文件大小: 0K
描述: IC CCD SGNL PROC 12BIT 105CSPBGA
产品变化通告: AD9992 Discontinuation 22/Feb/2012
标准包装: 1
类型: CCD 信号处理器,12 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 27mA
安装类型: 表面贴装
封装/外壳: 105-LFBGA,CSPBGA
供应商设备封装: 105-CSPBGA(8x8)
包装: 托盘
AD9992
Rev. C | Page 79 of 92
Address
Data Bits
Default
Value
Update
Type
Mnemonic
Description
[6:4]
1
H2DRV
H2 drive strength (same range as H1DRV).
[10:8]
1
H3DRV
H3 drive strength (same range as H1DRV).
[14:12]
1
H4DRV
H4 drive strength (same range as H1DRV).
[18:16]
1
HLDRV
HL drive strength (same range as H1DRV).
[22:20]
1
RGDRV
RG drive strength (same range as H1DRV).
0x36
[2:0]
1
SCK
H5DRV
H5 drive strength (same range as H1DRV).
[6:4]
1
H6DRV
H6 drive strength (same range as H1DRV).
[10:8]
1
H7DRV
H7 drive strength (same range as H1DRV).
[14:12]
1
H8DRV
H8 drive strength (same range as H1DRV).
0x37
[5:0]
0
SCK
SHDLOC
SHD sampling edge location.
[11:6]
20
SHPLOC
SHP sampling edge location.
[17:12]
10
SHPWIDTH
SHP width (controls input dc restore switch active time).
0x38
[5:0]
0
SCK
DOUTPHASEP
DOUT phase control, positive edge. Specifies location of
DOUT.
[11:6]
20
DOUTPHASEN
DOUT phase control, negative edge. Always set to
DOUTPHASEP plus 32 edges to maintain 50% duty cycle of
internal DOUTPHASE clocking.
[12]
0
DCLKMODE
DCLK mode. 0: DCLK tracks DOUT; 1: DCLK phase is fixed.
[14:13]
0
DOUTDELAY
Data output delay (tOD) with respect to DCLK rising edge:
0: No delay.
1: ~3 ns.
2: ~6 ns.
3: ~9 ns.
[15]
0
DCLKINV
Invert DCLK output:
0: No inversion.
1: Inversion of DCLK.
0x39
[2:0]
7
SCK
CPHMASK
Enable H-masking during CP operation.
Table 35. Test Registers—Do Not Access
Address
Data Bits
Default
Value
Update
Type
Mnemonic
Description
0x3E to 0x4F
Test registers only. Do not access.
Table 36. Test Registers—Do Not Access
Address
Data Bits
Default
Value
Update
Type
Mnemonic
Description
0x50 to 0x6F
Test registers only. Do not access.
Table 37. Shutter and GPO Registers
Address
Data Bits
Default
Value
Update
Type
Mnemonic
Description
0x70
[2:0]
0
VD
PRIMARY_ACTION
Selects action for primary and secondary counters.
[5:3]
0
SECOND_ACTION
0: Idle (do nothing) autoreset on VD.
1: Activate counter (primary: auto exposure/readout).
2: RapidShot, wrap/repeat counter.
3: ShotTimer, delay start of count.
4: ShotTimer with RapidShot.
5: SLR exposure (manual).
6: SLR read (manual).
7: Force to idle.
相关PDF资料
PDF描述
VI-JN3-IY-F1 CONVERTER MOD DC/DC 24V 50W
VI-JN2-IZ-B1 CONVERTER MOD DC/DC 15V 25W
VI-JN2-IY-F4 CONVERTER MOD DC/DC 15V 50W
VI-JN2-IY-F3 CONVERTER MOD DC/DC 15V 50W
AD22050NZ IC AMP DIFF SGL SUPPLY 8-DIP
相关代理商/技术参数
参数描述
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC,DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA,CSPBGA 供应商器件封装:196-CSPBGA(12x12) 标准包装:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:带卷(TR) 零件状态:在售 类型:ADC,DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA,CSPBGA 供应商器件封装:196-CSPBGA(12x12) 标准包装:1,500
AD9993-EBZ 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1
AD9994 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator