参数资料
型号: AD9992BBCZ
厂商: Analog Devices Inc
文件页数: 73/92页
文件大小: 0K
描述: IC CCD SGNL PROC 12BIT 105CSPBGA
产品变化通告: AD9992 Discontinuation 22/Feb/2012
标准包装: 1
类型: CCD 信号处理器,12 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 27mA
安装类型: 表面贴装
封装/外壳: 105-LFBGA,CSPBGA
供应商设备封装: 105-CSPBGA(8x8)
包装: 托盘
AD9992
Rev. C | Page 75 of 92
COMPLETE REGISTER LISTING
When an address contains fewer than 28 data bits, all remaining bits must be written as 0s.
Table 29. AFE Registers
Address
Data
Bits
Default
Value
Update
Type
Mnemonic
Description
0x00
[1:0]
3
SCK
STANDBY
Standby modes:
0: Normal operation.
1: Standby1 mode.
2: Standby2 mode.
3: Standby3 mode.
[2]
1
CLPENABLE
0: Disable OB clamp.
1: Enable OB clamp.
[3]
0
CLPSPEED
0: Select normal OB clamp settling.
1: Select fast OB clamp settling.
[4]
0
FASTUPDATE
0: Ignore CDS gain.
1: Very fast clamping when CDS gain is updated.
[5]
0
PBLK_LVL
0: Blank data outputs to 0 during PBLK.
1: Blank data outputs to programmed clamp level during PBLK.
[6]
0
DCBYP
0: Enable input dc restore circuit during PBLK.
1: Disable input dc restore circuit during PBLK.
0x01
[0]
0
SCK
DOUTDISABLE
0: Data outputs are driven.
1: Data outputs are three-stated.
[1]
0
DOUTLATCH
0: Latch data outputs using the rising edge of DOUTPHASEP
(DOUTPHASEP register setting).
1: Output latch is transparent.
[2]
0
GRAY_EN
1: Enable gray encoding of the digital data outputs.
[3]
1
TEST
Set to 0.
0x02
[0]
0
SCK
TEST
Do not access, or set to 0.
0x03
[23:0]
FFFFFF
SCK
TEST
Do not access, or set to 0xFFFFFF.
0x04
[2:0]
0
VD
CDSGAIN
CDS gain setting:
0: 3 dB.
4: 0 dB.
6: +3 dB.
7: +6 dB.
All other values are invalid.
0x05
[9:0]
F
VD
VGAGAIN
VGA gain, 6 dB to 42 dB (0.035 dB per step).
0x06
[9:0]
1EC
VD
CLAMPLEVEL
Optical black clamp level, 0 to 1023 LSB (1 LSB per step).
0x0D
[0]
0
VD
CLIDIVIDE
0: No division of CLI.
1: Divide CLI input frequency by 2.
Table 30. Miscellaneous Registers
Address
Data
Bits
Default
Value
Update
Type
Mnemonic
Description
0x10
[0]
0
SCK
SW_RST
Software reset. Bit self-clears to 0 when a reset occurs.
1: Reset Address 0x00 to Address 0xFF to default values.
0x11
[0]
0
VD
OUTCONTROL
0: Make all outputs dc inactive.
1: Enable outputs at next VD edge.
0x12
[0]
0
SCK
RSTB_EN
1: Configure SYNC pin as RSTB input signal.
[4:1]
0
TEST
Test mode only. Must be set to 0.
0x13
[0]
1
SCK
SYNCENABLE
1: External synchronization enable (configures Pin D3 as an
input).
[1]
0
SYNCPOL
SYNC active polarity.
相关PDF资料
PDF描述
VI-JN3-IY-F1 CONVERTER MOD DC/DC 24V 50W
VI-JN2-IZ-B1 CONVERTER MOD DC/DC 15V 25W
VI-JN2-IY-F4 CONVERTER MOD DC/DC 15V 50W
VI-JN2-IY-F3 CONVERTER MOD DC/DC 15V 50W
AD22050NZ IC AMP DIFF SGL SUPPLY 8-DIP
相关代理商/技术参数
参数描述
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC,DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA,CSPBGA 供应商器件封装:196-CSPBGA(12x12) 标准包装:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:带卷(TR) 零件状态:在售 类型:ADC,DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA,CSPBGA 供应商器件封装:196-CSPBGA(12x12) 标准包装:1,500
AD9993-EBZ 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1
AD9994 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator