- 您现在的位置：买卖IC网 > PDF目录11652 > AD9992BBCZ (Analog Devices Inc)IC CCD SGNL PROC 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9992BBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 72/92页 |
| 文件大小： | 0K |
| 描述： | IC CCD SGNL PROC 12BIT 105CSPBGA |
| 产品变化通告： | AD9992 Discontinuation 22/Feb/2012 |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 27mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
AD9992
Rev. C | Page 74 of 92
UPDATING NEW REGISTER VALUES
The AD9992 internal registers are updated at different times,
depending on the particular register. Table 28 summarizes the four
register update types: SCK, VD, SG-Line, and SCP. Tables in the
Complete Register Listing section also contain an Update Type
column that identifies when each register is updated.
SCK Updated—As soon as the 28th data bit (D27) is clocked
in, some registers are immediately updated. These registers
are used for functions that do not require gating with the next
VD boundary, such as power-up and reset functions.
VD Updated—More registers are updated at the next VD
falling edge. By updating these values at the next VD edge,
the current field is not corrupted and the new register
values are applied to the next field. The VD update can be
further delayed past the VD falling edge by using the
UPDATE register (Address 0x17). This delays the VD-
updated register updates to any HD line in the field. Note
that the field registers are not affected by the UPDATE
register.
SG-Line Updated—A few of the shutter registers are updated
at the HD falling edge at the start of the SG active line.
These registers control the SUBCK signal so that the SUBCK
output is not updated until the SG line occurs.
SCP Updated—At the next SCP where they are used,
the V-pattern group and V-sequence registers are updated.
For example, in Figure 87 this field has selected Region 1 to
use VSEQ3 for the vertical outputs. This means that a write
to any of the VSEQ3 registers, or any of the V-pattern
group registers, which are referenced by VSEQ3, updates at
SCP1. If multiple writes are made to the same register, the last
one done before SCP1 is the one that is updated. Likewise,
register writes to any VSEQ5 registers are updated at SCP2;
register writes to any VSEQ8 registers are updated at SCP3.
Caution
It is recommended that the registers in the configurable address
area not be written within 36 pixels of any HD falling edge
where a sequence change position (SCP) occurs. See Figure 78
and Figure 79 for examples of what this inhibit area looks like in
master and slave modes. This restriction applies to the V-pattern,
V-sequence, and field registers. As shown in Figure 87, writing
to these registers before the VD falling edge typically avoids
loading these registers during SCP locations.
Table 28. Register Update Locations
Update Type
Description
SCK
When the 28th data bit (D27) is clocked in, the register is immediately updated.
VD
Register is updated at the VD falling edge. VD-updated registers can be delayed further by using the UPDATE register at
Address 0x17. FIELD registers are not affected by the UPDATE register.
SG-Line
Register is updated at the HD falling edge at the start of the SG-active line.
SCP
Register is updated at the next SCP when the register is used.
VD
REGION 0
HD
SCP1
SCP2
SCP3
REGION 1
REGION 2
REGION 3
VSG
SGLINE
SCP0
SERIAL
WRITE
SCK
UPDATED
SCP0
VD
UPDATED
SG
UPDATED
SCP
UPDATED
XV1 TO XV24
USE VSEQ2
USE VSEQ3
USE VSEQ5
USE VSEQ8
05
89
1-
0
82
Figure 87. Register Update Locations (See Table 28 for Definitions)
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JN3-IY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VI-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
| VI-JN2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VI-JN2-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD22050NZ | IC AMP DIFF SGL SUPPLY 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1 |
| AD9993BBCZRL | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1,500 |
| AD9993-EBZ | 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1 |
| AD9994 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。