参数资料
| 型号： | COREFIR-RM |
| 厂商： | Microsemi SoC |
| 文件页数： | 26/67页 |
| 文件大小： | 0K |
| 描述： | IP MODULE COREFIR |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
Folded Filter Interface
Ports
The semi-parallel FIR filter symbol is shown in Figure 22 . Table 10 provides the port definitions for the core.
CoreFIR
DATAI
DATAI_VALID
COEFI
COEFI_VALID
COEF_ON
COEF_SEL
COEF_REF
SAMPLE_ID
CLK
FIRO
DATAO_VALID
READY
COEF_REF_DONE
FIRO_ID
COEF_ON_SLOT
RSTN
NGRST
Figure 22 · CoreFIR I/O Ports
The pinout of Figure 22 is a superset of all possible folded filter ports. In every configuration, only a subset of
these is used.
Table 10 Folded CoreFIR Filter In/Out Signals
Signal
In/
Port width, bits
Description
Out
DATAI
In
Input data width,
Input data to be filtered.
DATA_WIDTH
DATAI_VALID
In
1
Input data valid. Active high. When the signal is active, the input data
sample is loaded into the FIR Filter. DATAI_VALID should not be active, if
READY signal is inactive. Input data samples coming while the READY
signal is inactive are ignored.
COEFI
In
Coefficient bit width,
COEF_WIDTH
Coefficient input. The coefficients are to be loaded sequentially, one by one.
The coefficients are loaded on an Auxiliary memory page. They replace the
current coefficients all at once on COEF_ON signal. This port is enabled
only when Reloadable coefficient mode is selected.
COEFI_VALID
In
1
Coefficient valid. Active high. When the signal is active, a coefficient is
loaded into the FIR Filter. This port is enabled only when Reloadable
coefficient mode is selected.
COEF_ON
In
1
Coefficients on. Active high. Swaps Active and Auxiliary pages of the
coefficient memory.
In Multiple constant set mode (COEF_TYPE==0, COEF_SETS>1), the
signal replaces the current coefficient set with the one loaded in the auxiliary
page.
In Reloadable coefficient mode (COEF_TYPE == 1), the signal makes the
filter start using coefficients recently loaded in the auxiliary page.
The port is enabled in Multiple set and Reloadable modes. In the Constant
coefficient mode (COEF_TYPE==0, COEF_SETS==0), CoreFIR starts
using the coefficients shortly after FPGA is powered.
CoreFIR v8.5 Handbook
27
相关PDF资料 |
PDF描述 |
|---|---|
| COREPCIF-RM | IP MODULE COREPCIF |
| COREU1LL-AR | IP MODULE COREU1LL |
| COREU1PHY-AR | IP MODULE COREU1PHY |
| CORR-8BIT-XM-UT2 | SITE LICENSE IP CORRELATOR XP |
| CP2-GSA-L | CONN SHIELD LOWER TYPE A 22 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COREFIR-UR | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator |
| COREFIR-XX | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator |
| COREMP7 | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreMP7 |
| COREPCI-AN | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41 |
| COREPCI-AR | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41 |
发布紧急采购，3分钟左右您将得到回复。