参数资料
| 型号： | COREFIR-RM |
| 厂商： | Microsemi SoC |
| 文件页数： | 39/67页 |
| 文件大小： | 0K |
| 描述： | IP MODULE COREFIR |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
Polyphase Interpolation Filter
Signal
FIRO
DATAO_VALID
In/Out
Out
Out
Port Width, Bits
DATA_WIDTH +
COEF_WIDTH +
ceiling(log 2 (TAPS/INTRP_F
ACTOR))
1
Description
Interpolated data output. The filtered data appears on this port. It is
a full precision output. For example, at 12-bit data, 15-bit
coefficients, and 150 taps, L = 10 the output width = 12 + 15 +
ceil(log 2 15) = 12 + 15 + 4 = 31 bits.
Output data valid. Active high. Indicates that a new output data
sample is present at the FIRO port.
READY
Out
1
Active high. The core is ready to accept a fresh input data sample.
Can optionally be used to simplify interface between a data source
and the filter.
RCLK
In
1
A downstream device is ready to accept another interpolated
sample from the filter. The optional signal helps to lower CoreFIR
output rate to match the interpolated sample recipient throughput.
In case the recipient is not ready to accept another filtered sample,
it deactivates the RCLK signal until it is ready. If the recipient is
always ready to accept the filter output sample rate, the signal must
be activated. This happens automatically if the RCLK pin is not
connected to user circuitry.
Figure 35 and Figure 36 show examples of the core pinout in Constant and Reloadable coefficient modes
and Figure 37 shows Multiple coefficient set mode.
CoreFIR
input data
input data valid
DATAI
DATAI_VALID
FIRO
FIRO_VALID
output data
output data valid
COEFI
COEFI_VALID
COEF_SEL
Optional
refresh coefficient set
COEF_REF
COEF_REF_DONE
Optional flag of set
loading completion
COEF_ON
Optional confirmation
a recipient is ready
clock
synch reset
asynch reset
RCLK
CLK
RSTN
NGRST
READY
Optional ready for a new
input data sample
Figure 35 · Constant Coefficient Configuration
40
CoreFIR v8.5 Handbook
相关PDF资料 |
PDF描述 |
|---|---|
| COREPCIF-RM | IP MODULE COREPCIF |
| COREU1LL-AR | IP MODULE COREU1LL |
| COREU1PHY-AR | IP MODULE COREU1PHY |
| CORR-8BIT-XM-UT2 | SITE LICENSE IP CORRELATOR XP |
| CP2-GSA-L | CONN SHIELD LOWER TYPE A 22 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COREFIR-UR | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator |
| COREFIR-XX | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator |
| COREMP7 | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreMP7 |
| COREPCI-AN | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41 |
| COREPCI-AR | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41 |
发布紧急采购，3分钟左右您将得到回复。