- 您现在的位置：买卖IC网 > PDF目录170341 > CXA3266Q PHASE LOCKED LOOP, 0.12 MHz, PQFP48 PDF资料下载
参数资料
| 型号： | CXA3266Q |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, 0.12 MHz, PQFP48 |
| 封装： | PLASTIC, QFP-48 |
| 文件页数： | 50/62页 |
| 文件大小： | 929K |
| 代理商： | CXA3266Q |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
CXA3266Q
- 54 -
Jumper Wire Settings
S1, S2 : These enable/disable HOLD (Pin 6). HOLD is active High, so the jumper wire should be connected to
S2 (HOLD = low) for normal use. When using HOLD, connect the jumper wire to S1 (HOLD = High).
(For the initial setting, the jumper wire is connected to S2.)
S3, S4 : These enable/disable TLOAD (Pin 13). Connect the jumper wire to S4 (TLOAD = High) for normal use.
When using TLOAD, connect the jumper wire to S3 (TLOAD = Low). (For the initial setting, the jumper
wire is connected to S4.)
S5, S6 : These enable/disable CS (Pin 14). Connect the jumper wire to S6 (CS = High) for normal use. When
using Power Save, connect the jumper wire to S5 (CS = Low). (For the initial setting, the jumper wire
is connected to S6.)
Supplied Program
This PWB has a control program that facilitates evaluation of the CXA3266Q. Operation methods and
precautions are as follows.
1. Compatible personal computers
Use an IBM PC/AT or compatible machine equipped with a 25-pin D-SUB parallel port (printer port). Also,
operating systems which support the program are MS-DOS 5.0 or newer and MS-Windows 3.1 or newer.
(When using Windows, start the program from the DOS window.)
2. Connection of the supplied cable
Connect the supplied cable to the parallel port of the personal computer and the DBUS1 connector of the
CXA3266Q-PWB.
3. Connect the power cable and supply power to the CXA3266Q-PWB.
4. Start the program
(1) Boot the personal computer and then shift to the directory containing the program.
(2) Set MS-DOS to US mode.
→ US Return or Enter
(3) Input the program name.
→ CXA3266Q Return or Enter → Move to the program screen.
113
14
25
D-SUB 25-pin parallel connector pin arrangement
pin 2 : SCLK
pin 3 : SDATA
pin 4 : SENABLE
pin 11 : SERIN
pin 19 : GND
相关PDF资料 |
PDF描述 |
|---|---|
| CXA3621GE | SPECIALTY ANALOG CIRCUIT, PBGA30 |
| CXB1140Q | 1000 SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, MQFP32 |
| CXK77B3640GB-4 | 128K X 36 LATE-WRITE SRAM, 5.3 ns, PBGA119 |
| CXK77P18L80AGB-4A | 512K X 18 LATE-WRITE SRAM, 3.8 ns, PBGA119 |
| CXO-199-148.5MHZ | CRYSTAL OSCILLATOR, SINE OUTPUT, 148.5 MHz |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CXA3268AR | 制造商:SONY 制造商全称:Sony Corporation 功能描述:Driver/Timing Generator for Color LCD Panels |
| CXA3271AGE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Fingerprint Sensor |
| CXA3271GE | 制造商:SONY 制造商全称:Sony Corporation 功能描述:Fingerprint Sensor |
| CXA3272R | 制造商:SONY 制造商全称:Sony Corporation 功能描述:CXA3272R |
| CXA3275Q | 制造商:SONY 制造商全称:Sony Corporation 功能描述:PLL/OSC/MIX IC for Digital Tuner |
发布紧急采购，3分钟左右您将得到回复。