参数资料
型号: DS3112+W
厂商: Maxim Integrated Products
文件页数: 132/133页
文件大小: 0K
描述: IC MUX T3/E3 3.3V 256-PBGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 40
控制器类型: 调帧器,多路复用器
接口: 并行/串行
电源电压: 3.135 V ~ 3.465 V
电流 - 电源: 150mA
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-PBGA(27x27)
包装: 管件
DS3112
98 of 133
10.2 FEAC Status Register Description
Register Name:
FSR
Register Description:
FEAC Status Register
Register Address:
92h
Bit #
7
6
5
4
3
2
1
0
Name
RFI
RFCD
Default
Bit #
15
14
13
12
11
10
9
8
Name
RFFO
RFFE
RFF5
RFF4
RFF3
RFF2
RFF1
RFF0
Default
Note: Bits that are underlined are read-only; all other bits are read-write.
Bit 0: Receive FEAC Codeword Detected (RFCD). This latched read-only event-status bit will be set to a one
each time the FEAC controller has detected and validated a new FEAC codeword. This bit will be cleared when
read and will not be set again until another new codeword is detected. The setting of this bit can cause a hardware
interrupt to occur if the FEAC bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The interrupt will
be allowed to clear when this bit is read.
Bit 14: Receive FEAC FIFO Empty (RFFE). This read-only real time status bit will be set to a one when the
Receive FEAC FIFO is empty and hence the RFF0 to RFF5 bits contain no valid information.
Bit 1: Receive FEAC Idle (RFI). This latched read-only event status bit will be set to a one each time the FEAC
controller has detected 16 consecutive ones following a valid codeword. This bit will be cleared when read. The
setting of this bit can cause a hardware interrupt to occur if the IERFI bit in the FEAC Control Register (FCR) is
set to one and the FEAC bit in the Interrupt Mask for MSR (IMSR) is set to one.
Bits 8 to 13: Receive FEAC FIFO Data (RFF0 to RFF5). Data from the Receive FEAC FIFO can be read from
these bits. The FEAC codeword is of the form ...0xxxxxx011111111... where the rightmost bit is received first.
These six bits are the debounced and integrated middle six bits of the second byte of the FEAC codeword (i.e., the
six “x” bits). RFF0 is the LSB and is received first while RFF5 is the MSB and is received last.
Bit 15: Receive FEAC FIFO Overflow (RFFO). This latched read-only event-status bit will be set to a one when
the receive FEAC controller has attempted to write to an already full Receive FEAC FIFO and current incoming
FEAC codeword is lost. This bit will be cleared when read and will not be set again until another FIFO overflow
occurs (i.e., the Receive FEAC FIFO has been read and then fills beyond capacity).
相关PDF资料
PDF描述
CONREVSMA007-R58 CONN RP-SMA MALE END CRIMP RG-58
DS26401NA2+ IC OCTAL FRAMER T1/E1/J1 256BGA
VI-24L-IX-S CONVERTER MOD DC/DC 28V 75W
DS26401+ IC OCTAL FRAMER T1/E1/J1 256BGA
PIC16LF1938-E/SS MCU 8BIT 16K FLASH 28SSOP
相关代理商/技术参数
参数描述
DS3116MP000 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F
DS311X 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 类别:盒,外壳,支架 >> 插线台,插座面板 - 配件 系列:Kwik-Change® 标准包装:50 系列:- 附件类型:模拟插头,双 样式:耳机,0.173" 直径 包括:-
DS312 功能描述:插线板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 产品类型:Bantam (TT) 正规化: 高度/机架数量: 深度: 端接类型: 位置/触点数量:48
DS-312 制造商:MA-COM 制造商全称:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz
DS312_09 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information