参数资料
型号: DS3112+W
厂商: Maxim Integrated Products
文件页数: 56/133页
文件大小: 0K
描述: IC MUX T3/E3 3.3V 256-PBGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 40
控制器类型: 调帧器,多路复用器
接口: 并行/串行
电源电压: 3.135 V ~ 3.465 V
电流 - 电源: 150mA
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-PBGA(27x27)
包装: 管件
DS3112
29 of 133
2.9 JTAG Signal Description
Signal Name:
JTCLK
Signal Description:
JTAG IEEE 1149.1 Test Serial Clock
Signal Type:
Input
This signal is used to shift data into JTDI on the rising edge and out of JTDO on the falling edge. If not
used, this signal should be pulled high.
Signal Name:
JTDI
Signal Description:
JTAG IEEE 1149.1 Test Serial Data Input
Signal Type:
Input (with internal 10k
pullup)
Test instructions and data are clocked into this signal on the rising edge of JTCLK. If not used, this signal
should be pulled high. This signal has an internal pullup.
Signal Name:
JTDO
Signal Description:
JTAG IEEE 1149.1 Test Serial Data Output
Signal Type:
Output
Test instructions are clocked out of this signal on the falling edge of JTCLK. If not used, this signal
should be left open circuited.
Signal Name:
JTRST
Signal Description:
JTAG IEEE 1149.1 Test Reset
Signal Type:
Input (with internal 10k
pullup)
This signal is used to asynchronously reset the test access port controller. At power-up,
JTRST must be
set low and then high. This action will set the device into the boundary scan bypass mode allowing
normal device operation. If boundary scan is not used, this signal should be held low. This signal has an
internal pullup.
Signal Name:
JTMS
Signal Description:
JTAG IEEE 1149.1 Test Mode Select
Signal Type:
Input (with internal 10k
pullup)
This signal is sampled on the rising edge of JTCLK and is used to place the test port into the various
defined IEEE 1149.1 states. If not used, this signal should be pulled high. This signal has an internal
pullup.
2.10 Supply, Test, Reset, and Mode Signal Description
Signal Name:
RST*
Signal Description:
Global Hardware Reset
Signal Type:
Input (with internal 10k
pullup)
This active low asynchronous signal causes the device to be reset. When this signal is forced low, it
causes all of the internal registers to be forced to 00h and the high-speed T3/E3 ports as well as the low-
speed T1/E1 ports to source an unframed all ones data pattern. The device will be held in a reset state as
long as this signal is low. This signal should be activated after the hardware configuration signals (LIEN
and T3E3MS) and the clocks (FTCLK, LTCLK, HRCLK, and LITCLK) are stable and must be returned
high before the device can be configured for operation.
相关PDF资料
PDF描述
CONREVSMA007-R58 CONN RP-SMA MALE END CRIMP RG-58
DS26401NA2+ IC OCTAL FRAMER T1/E1/J1 256BGA
VI-24L-IX-S CONVERTER MOD DC/DC 28V 75W
DS26401+ IC OCTAL FRAMER T1/E1/J1 256BGA
PIC16LF1938-E/SS MCU 8BIT 16K FLASH 28SSOP
相关代理商/技术参数
参数描述
DS3116MP000 制造商:Thomas & Betts 功能描述:MAXGARD - RR8F
DS311X 功能描述:KWIK-CHG DESIGNATION STRIPS DBL RoHS:是 类别:盒,外壳,支架 >> 插线台,插座面板 - 配件 系列:Kwik-Change® 标准包装:50 系列:- 附件类型:模拟插头,双 样式:耳机,0.173" 直径 包括:-
DS312 功能描述:插线板 DESIGN STRIP COVER RoHS:否 制造商:Switchcraft 产品类型:Bantam (TT) 正规化: 高度/机架数量: 深度: 端接类型: 位置/触点数量:48
DS-312 制造商:MA-COM 制造商全称:M/A-COM Technology Solutions, Inc. 功能描述:Four-Way Power Divider, 10 - 500 MHz
DS312_09 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-3E FPGA Family: Introduction and Ordering Information