参数资料
型号: MT48LC1M16A1S
厂商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件页数: 5/51页
文件大小: 1480K
代理商: MT48LC1M16A1S
16Mb: x16 SDRAM
16MSDRAMx16.p65
Rev. 8/99
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1999, Micron Technology, Inc.
5
16Mb: x16
SDRAM
PIN DESCRIPTIONS
PIN NUMBERS
35
SY MBOL
CLK
TY PE
Input
DESCRIPTION
Clock: CLK is driven by the system clock. All SDRAM input signals are
sampled on the positive edge of CLK. CLK also increments the internal
burst counter and controls the output registers.
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK
signal. Deactivating the clock provides PRECHARGE POWER-DOWN
and SELF REFRESH operations (all banks idle), ACTIVE POWER-DOWN
(row ACTIVE in either bank) or CLOCK SUSPEND operation (burst/access
in progress). CKE is synchronous except after the device enters power-
down and self refresh modes, where CKE becomes asynchronous until
after exiting the same mode. The input buffers, including CLK, are
disabled during power-down and self refresh modes, providing low
standby power. CKE may be tied HIGH.
Chip Select: CS# enables (registered LOW) and disables (registered
HIGH) the command decoder. All commands are masked when CS# is
registered HIGH. CS# provides for external bank selection on systems
with multiple banks. CS# is considered part of the command code.
Command Inputs: RAS#, CAS# and WE# (along with CS#) define the
command being entered.
Input/Output Mask: DQM is an input mask signal for write accesses and an
output enable signal for read accesses. Input data is masked when
DQM is sampled HIGH during a WRITE cycle. The output buffers are
placed in a High-Z state (two-clock latency) when DQM is sampled
HIGH during a READ cycle. DQML corresponds to DQ0-DQ7; DQMH
corresponds to DQ8-DQ15.
DQML and DQMH are considered same state when referenced as DQM.
Bank Address Inputs: BA defines to which bank the ACTIVE, READ,
WRITE or PRECHARGE command is being applied. BA is also used to
program the twelfth bit of the Mode Register.
Address Inputs: A0-A10 are sampled during the ACTIVE command
(row-address A0-A10) and READ/WRITE command (column-address A0-
A7, with A10 defining AUTO PRECHARGE) to select one location out of
the 512K available in the respective bank. A10 is sampled during a
PRECHARGE command to determine if all banks are to be precharged
(A10 HIGH). The address inputs also provide the op-code during a
LOAD MODE REGISTER command.
Input/ Data I/Os: Data bus.
Output
34
CKE
Input
18
CS#
Input
15, 16, 17
WE#, CAS#,
RAS#
DQML,
DQMH
Input
14, 36
Input
19
BA
Input
21-24, 27-32, 20
A0-A10
Input
2, 3, 5, 6, 8, 9,
11, 12, 39, 40, 42,
43, 45, 46, 48, 49
33, 37
7, 13, 38, 44
DQ0-
DQ15
NC
V
DD
Q
No Connect: These pins should be left unconnected.
Supply DQ Power: Provide isolated power to DQs for improved noise immu-
nity.
Supply DQ Ground: Provide isolated ground to DQs for improved noise
immunity.
Supply Power Supply: +3.3V ±0.3V.
Supply Ground.
4, 10, 41, 47
V
SS
Q
1, 25
26, 50
V
DD
V
SS
相关PDF资料
PDF描述
MT48LC2M32LFFC 512K x 32 x 4 banks 3.3v SDRAM(3.3V,512K x 32 x 4组同步动态RAM)
MT48LC4M16A2 SYNCHRONOUS DRAM
MT48LC16M4A2 RSD Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 3.3V; Power: 1W; 1kVDC and 3kVDC Isolation Options; Approved for Medical Applications; Suitable for Automated Assembly; 8, 10 and 12 pin Pinning Style Options; Optional Continuous Short Circuit Protected; Efficiency to 85%
MT48LC8M16A2 SYNCHRONOUS DRAM
MT48V2M32LFFC 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4组同步动态RAM)
相关代理商/技术参数
参数描述
MT48LC1M16A1-TG 制造商:Micron Technology Inc 功能描述:
MT48LC1M16A1TG6SE 制造商:MICRON 功能描述:New
MT48LC1M16A1TG-6SE 制造商:Micron Technology Inc 功能描述:IC,SDRAM,2X512KX16,CMOS,TSOP,50PIN,PLASTIC
MT48LC1M16A1TG-7S 制造商:Mitel Networks Corporation 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP
MT48LC1M16A1TG-7SE 制造商:Micron Technology Inc 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP