参数资料
型号: RK80546KG0802MM
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604
封装: FLIP CHIP, MICRO PGA-604
文件页数: 24/106页
文件大小: 4724K
代理商: RK80546KG0802MM
24
Datasheet
Electrical Specifications
NOTES:
1. Signals that do not have RTT, nor are actively driven to their high voltage level.
2. The termination for these signals is not RTT. The OPTIMIZED/COMPAT# and BOOT_SELECT pins have a
500 - 5000
pull-up to VTT.
NOTES:
1. These signals also have hysteresis added to the reference voltage. See Table 2-13 for more information.
2.7
GTL+ Asynchronous and AGTL+ Asynchronous
Signals
The 64-bit Intel Xeon processor with 2 MB L2 cache does not use CMOS voltage levels on any
signals that connect to the processor silicon. As a result, input signals such as A20M#,
FORCEPR#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, SMI#, SLP#, and STPCLK# utilize
GTL input buffers. Legacy output THERMTRIP# utilizes a GTL+ output buffers. All of these
Asynchronous GTL+ signals follow the same DC requirements as GTL+ signals, however the
outputs are not driven high (during the logical 0-to-1 transition) by the processor. FERR#/PBE#,
IERR#, and IGNNE# have now been defined as AGTL+ asynchrnous signals as they include an
active p-MOS device. GTL+ asynchronous and AGTL+ asynchronous signals do not have setup or
hold time specifications in relation to BCLK[1:0]. However, all of the GTL+ asynchronous and
AGTL+ asynchronous signals are required to be asserted/deasserted for at least six BCLKs in order
for the processor to recognize them. See Table 2-14 for the DC specifications for the asynchronous
GTL+ signal groups.
2.8
Test Access Port (TAP) Connection
Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, it is
recommended that the processor(s) be first in the TAP chain and followed by any other components
within the system. A translation buffer should be used to connect to the rest of the chain unless one
Table 2-5. Signal Description Table
Signals with RTT
A[35:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#, BNR#, BOOT_SELECT2, BPRI#, D[63:0]#, DBI[3:0]#,
DBSY#, DEFER#, DP[3:0]#, DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, FORCEPR#, HIT#, HITM#, LOCK#,
MCERR#, OPTIMIZED/COMPAT#2, REQ[4:0]#, RS[2:0]#, RSP#, SLEW_CTRL, TEST_BUS, TRDY#
Signals with RL
BINIT#, BNR#, HIT#, HITM#, MCERR#
Table 2-6. Signal Reference Voltages
GTLREF
0.5 * VTT
A20M#, A[35:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#,
BINIT#, BNR#, BPM[5:0]#, BPRI#, BR[3:0]#,
D[63:0]#, DBI[3:0]#, DBSY#, DEFER#, DP[3:0]#,
DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, FORCEPR#,
HIT#, HITM#, IGNNE#, INIT#, LINT0/INTR, LINT1/
NMI, LOCK#, MCERR#, ODTEN, RESET#,
REQ[4:0]#, RS[2:0]#, RSP#, SLEW_CTRL, SLP#,
SMI#, STPCLK#, TRDY#
BOOT_SELECT, OPTIMIZED/COMPAT#, PWRGOOD1,
TCK1, TDI1, TMS1, TRST#1, VIDPWRGD
相关PDF资料
PDF描述
RK80546PG0801M 32-BIT, 3000 MHz, MICROPROCESSOR, CPGA478
RK80546PE0721M 32-BIT, 2800 MHz, MICROPROCESSOR, CPGA478
RL5C478A PCI BUS CONTROLLER, PQFP256
RM100355WFQMLV 100K SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CQFP24
RM48L950PGET 32-BIT, FLASH, 200 MHz, RISC MICROCONTROLLER, PQFP144
相关代理商/技术参数
参数描述
RK80546KG0802MMS L7ZF 制造商:Intel 功能描述:MPU Xeon NetBurst 64-Bit 90nm 3GHz 604-Pin FCmPGA4 制造商:Intel 功能描述:XEON 3E GHZ,2M,800MHZ,FC MPGA4 - Trays
RK80546KG0881M S L7PF 制造商:Intel 功能描述:INTEL XEON, 3.2DGHZ,1M,800MHZ,FC-MPGA4 - Trays
RK80546KG0882MMS L7ZE 制造商:Intel 功能描述:XEON 3.2,2M,800MHZ,FC-MPGA4 - Trays
RK80546KG1041M 制造商:Rochester Electronics LLC 功能描述:XEON 3.6GHZ,1M,800MHZ,FC MPGA4 - Bulk
RK80546KG1041M S L7PH 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU XEON 90NM 3.6GHZ 604PIN PGA - Trays