- 您现在的位置：买卖IC网 > PDF目录300164 > ZL50114GAG2 (XILINX INC) SPECIALTY TELECOM CIRCUIT, PBGA552 PDF资料下载
参数资料
| 型号： | ZL50114GAG2 |
| 厂商： | XILINX INC |
| 元件分类： | 通信及网络 |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| 封装： | 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, MS-034, BGA-552 |
| 文件页数： | 87/113页 |
| 文件大小： | 2004K |
| 代理商： | ZL50114GAG2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页当前第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页
ZL50110/11/12/14
Data Sheet
75
Zarlink Semiconductor Inc.
8.0
DPLL Specification
The ZL50110/11/12/14 family incorporates an internal DPLL that meets Telcordia GR-1244-CORE Stratum 4/4E
requirements, assuming an appropriate clock oscillator is connected to the system clock pin. It will meet the
jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/wander, frequency accuracy, capture range, phase
change slope, holdover frequency and MTIE requirements for these specifications. In structured mode with the
ZL50110/11/12/14 device operating as a master the DPLL is used to provide clock and frame reference signals to
the internal and external TDM infrastructure. In structured mode, with the ZL50110/11/12/14 device operating as a
slave, the DPLL is not used. All TDM clock generation is performed externally and the input streams are
synchronised to the system clock by the TDM interface. The DPLL is not required in unstructured mode (hence it is
not available) because the TDM clocks and frame signals are generated by internal DCO’s assigned to each
individual stream.
8.1
Modes of Operation
It can be set into one of four operating modes: Locking mode, Holdover mode, Freerun mode and Powerdown
mode.
8.1.1
Locking Mode (normal operation)
The DPLL accepts a reference signal from either a primary or secondary source, providing redundancy in the event
of a failure. These references should have the same nominal frequencies but do not need to be identical as long as
their frequency offsets meet the appropriate Stratum requirements. Each source is selected from any one of the
available TDM input stream clocks (up to 32 on the ZL50111 variant), or from the external TDM_CLKiP (primary) or
TDM_CLKiS (secondary) input pins, as illustrated in Figure 14 - on page 61. It is possible to supply a range of input
frequencies as the DPLL reference source, depicted in Table 29. The PRD register Value is the number (in
hexadecimal) that must be programmed into the PRD register within the DPLL to obtain the divided down frequency
at PLL_PRI or PLL_SEC.
Note 1:
A PRD/SRD value of 0 will suppress the clock, and prevent it from reaching the DPLL.
Note 2:
UI means Unit Interval - in this case periods of the time signal. So ±1UI on a 64 kHz signal means ±15.625 s, the period of
the reference frequency. Similarly ±1023UI on a 4.096 MHz signal means ±250 s.
Note 3:
This input frequency is supported with the use of an external divide by 2.
Source
Input Frequency
(MHz)
Tolerance
(±ppm)
Divider
Ratio
PRD/SRD
Register
Value
(Hex)
(Note 1)
Frequency at
PLL_PRI or
PLL_SEC
(MHz)
Maximum
Acceptable
Input Wander
tolerance
(UI)
(Note 2)
0.008
30
1
0.008
±1
1.544
130
1
1.544
±1023
2.048
50
1
2.048
±1023
4.096
50
1
4.096
±1023
8.192
50
1
8.192
±1023
16.384
50
1
16.384
±1023
6.312
30
1
6.312
±1023
22.368
20
2796
AEC
0.008
±1 (on 64k Hz)
34.368
20
537
219
0.064
±1 (on 64 kHz)
44.736 (Note 3)
20
699
2BB
0.064
±1 (on 64 kHz)
Table 29 - DPLL Input Reference Frequencies
相关PDF资料 |
PDF描述 |
|---|---|
| ZL50114GAG | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50232GD | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| ZL50233/GDG | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| ZL50408GDC | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
| ZL50408GDG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL50115 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors |
| ZL50115GAG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 1K X 1K 1.8V/3.3V 324BGA - Trays 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 32CH 324PBGA |
| ZL50115GAG2 | 制造商:Microsemi Corporation 功能描述:PB FREE 1 TDM + 1 ETHERNET - Trays 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 32CH 324PBGA |
| ZL50116 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors |
| ZL50116GAG | 制造商:Microsemi Corporation 功能描述:2 TDM + 1 ETHERNET - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 64CH 324PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 64CH 324PBGA |
发布紧急采购，3分钟左右您将得到回复。