- 您现在的位置：买卖IC网 > PDF目录1987 > AD9520-0BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN 2.8GHZ VCO 64LFCSP PDF资料下载
参数资料
| 型号： | AD9520-0BCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/80页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN 2.8GHZ VCO 64LFCSP |
| 设计资源： | Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121) Phase Coherent FSK Modulator (CN0186) |
| 标准包装： | 750 |
| 类型： | 时钟发生器，扇出配送 |
| PLL： | 是 |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:12，2:24 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 2.95GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Data Sheet
AD9520-0
Rev. A | Page 3 of 80
REVISION HISTORY
8/13—Rev. 0 to Rev. A
Changes to Features Section, Applications Section, and
General Description Section............................................................1
Changes to Table 2 ............................................................................4
Changes to Input Frequency Parameter; Change to Input
Sensitivity, Differential Parameter Test Conditions/Comments,
Table 3.................................................................................................7
Change to Output Differential Voltage, VOD Parameter Test
Conditions/Comments; Added Source Current and Sink
Current Parameters, Table 4 ............................................................7
Reordered Figure 2 to Figure 4........................................................9
Change to Reset Timing, Pulse Width Low Parameter, Table 15...15
Change to PLL Locked; One LVPECL Output Enabled
Parameter, fOUT Value in Test Conditions/Comments, Table 18..16
Change to Junction Temperature, Table 19; Reformatted
Table 19........................................................................................................ 17
Change to Pin 4, Pin 10, and Pin 22 Descriptions, Table 21 .....18
Deleted Figure 13, Renumbered Sequentially .............................22
Reordered Figure 31 and Figure 32; Moved Figure 34 and
Figure 35 to PLL External Loop Filter Section, Page 35;
Added Figure 33, Renumbered Sequentially...............................25
Change to Mode 0—Internal VCO and Clock Distribution
Section ..............................................................................................28
Change to Configuration of the PLL Section; Changes to
Charge Pump (CP) Section............................................................34
Changes to On-Chip VCO Section and PLL External Loop
Filter Section; Added Figure 40; Moved Figure 41 and Figure 42
from Typical Performance Characteristics Section to PLL
External Loop Filter Section; Changes to PLL Reference
Inputs Section ..................................................................................35
Changes to Reference Switchover Section ...................................36
Change to Prescaler Section and A and B Counters Section;
Changes to Table 29 ........................................................................37
Changes to Current Source Digital Lock Detect (CSDLD)
Section ..............................................................................................38
Changes to Frequency Status Monitors Section and VCO
Calibration Section .........................................................................41
Added Table 31, Renumbered Sequentially; Change to
Internal Zero Delay Mode Section................................................42
Changes to External Zero Delay Mode Section..........................43
Change to Clock Frequency Division Section; Added Channel
Divider Maximum Frequency Section.........................................45
Reformatted Table 36 to Table 39..................................................46
Change to Phase Offset or Coarse Time Delay Section.............47
Change to LVPECL Output Drivers Section; Changes to CMOS
Output Drivers Section ..................................................................49
Changes to Soft Reset via the Serial Port Section and Soft
Reset to Settings in EEPROM When EEPROM Pin = 0b
via the Serial Port Section ..............................................................50
Change to Pin Descriptions Section, SPI Mode Operation
Section, and Write Section.............................................................54
Changes to SPI Instruction Word (16 Bits) Section ...................55
Changes to EEPROM Operations Section, Writing to the
EEPROM Section, and Reading from the EEPROM Section ...58
Changes to Programming the EEPROM Buffer Segment
Section and Register Section Definition Group Section;
Added Operational Codes Section Heading ...............................59
Changes to Table 50 ........................................................................61
Added Unused Bits to Register Map Descriptions Section;
Changes to Address 0x000, Bit 5, and Added Address 0x003,
Table 51; Changes to Address 0x000, Bit 5, and Added
Address 0x003, Table 52.................................................................64
Changes to Address 0x017, Table 54 ............................................66
Changes to Address 0x018, Bit 4 and Bits[2:1], Table 54...........67
Changes to Address 0x01B, Bits[4:0], Table 54 ...........................69
Changes to Address 0x191, Bit 5, and Address 0x194, Bit 5,
Table 56 .............................................................................................72
Changes to Address 0x197, Bit 5, Table 56 ..................................73
Changes to Address 0x19A, Bit 5, Table 56 .................................74
Changes to Table 60 ........................................................................75
Changes to Address 0xB02, Bit 0, and Address 0xB03, Bit 0,
Table 61.............................................................................................76
Change to Frequency Planning Using the AD9520 Section .....77
Added LVPECL Y-Termination and Far-End Thevenin
Termination Headings; Changes to CMOS Clock Distribution
Section ..........................................................................................................78
9/08—Revision 0: Initial Version
相关PDF资料 |
PDF描述 |
|---|---|
| AD9520-1BCPZ | IC CLOCK GEN 2.5GHZ VCO 64LFCSP |
| AD9520-2BCPZ | IC CLOCK GEN 2.2GHZ VCO 64LFCSP |
| AD9520-3BCPZ-REEL7 | IC CLOCK GEN 2GHZ VCO 64LFCSP |
| AD9520-4BCPZ-REEL7 | IC CLOCK GEN 1.6GHZ VCO 64LFCSP |
| AD9520-5BCPZ-REEL7 | IC CLOCK GEN EXT VCO 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9520-1 | 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO |
| AD9520-1/PCBZ | 功能描述:BOARD EVAL FOR AD9520-1 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9520-1BCPZ | 功能描述:IC CLOCK GEN 2.5GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| AD9520-1BCPZ-REEL7 | 功能描述:IC CLOCK GEN 2.5GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| AD9520-2 | 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO |
发布紧急采购，3分钟左右您将得到回复。