- 您现在的位置：买卖IC网 > PDF目录20639 > ADE7878ACPZ (Analog Devices Inc)IC ENERGY METERING 3PH 40LFCSP PDF资料下载
参数资料
| 型号： | ADE7878ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 28/100页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METERING 3PH 40LFCSP |
| 标准包装： | 1 |
| 输入阻抗： | 400 千欧 |
| 测量误差： | 0.2% |
| 电压 - 高输入/输出： | 2.4V |
| 电压 - 低输入/输出： | 0.4V |
| 电源电压： | 2.4 V ~ 3.7 V |
| 测量仪表类型： | 3 相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 40-LFCSP-WQ（6x6） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
ADE7854/ADE7858/ADE7868/ADE7878
THEORY OF OPERATION
ANALOG INPUTS
The ADE7868 / ADE7878 have seven analog inputs forming
current and voltage channels. The ADE7854 / ADE7858 have six
Data Sheet
works in both current and voltage channels.
GAIN
SELECTION
analog inputs, not offering the neutral current. The current
channels consist of four pairs of fully differential voltage inputs:
IAP and IAN, IBP and IBN, ICP and ICN, and INP and INN.
These vol-tage input pairs have a maximum differential signal of
IxP, VyP
IxN, VN
V IN
K × V IN
V CM = ±25mV MAX
±0.5 V. In addition, the maximum signal level on analog inputs
for the IxP/IxN pair is ±0.5 V with respect to AGND. The
maximum common-mode signal allowed on the inputs is ±25 mV.
channels and their relation to the maximum common-mode
voltage.
DIFFERENTIAL INPUT
V 1 + V 2 = 500mV MAX PEAK
COMMON MODE
V 1 + V 2
NOTES
1. x = A, B, C, N
y = A, B, C.
Figure 29. PGA in Current and Voltage Channels
ANALOG-TO-DIGITAL CONVERSION
The ADE7868 / ADE7878 have seven sigma-delta (Σ-Δ) analog-
to-digital converters (ADCs), and the ADE7854 / ADE7858 have
six Σ-Δ ADCs. In PSM0 mode, all ADCs are active. In PSM1
mode, only the ADCs that measure the Phase A, Phase B, and
+500mV
V 1
IAP, IBP,
ICP, OR INP
Phase C currents are active. The ADCs that measure the neutral
current and the A, B, and C phase voltages are turned off. In
V CM
–500mV
V CM
V 2
IAN, IBN,
ICN, OR INN
PSM2 and PSM3 modes, the ADCs are powered down to
minimize power consumption.
For simplicity, the block diagram in Figure 30 shows a first-
LOW-PASS FILTER
FILTER
COMPARATOR
V CM = ±25mV MAX
Figure 27. Maximum Input Level, Current Channels, Gain = 1
All inputs have a programmable gain amplifier (PGA) with a
possible gain selection of 1, 2, 4, 8, or 16. The gain of IA, IB, and
IC inputs is set in Bits[2:0] (PGA1[2:0]) of the gain register. For
the ADE7868 and ADE7878 only, the gain of the IN input is set
in Bits[5:3] (PGA2[2:0]) of the gain register; thus, a different gain
from the IA, IB, or IC inputs is possible. See Table 44 for details
on the gain register.
The voltage channel has three single-ended voltage inputs: VAP,
VBP, and VCP. These single-ended voltage inputs have a maximum
input voltage of ±0.5 V with respect to VN. In addition, the max-
imum signal level on analog inputs for VxP and VN is ±0.5 V
with respect to AGND. The maximum common-mode signal
allowed on the inputs is ±25 mV. Figure 28 presents a schematic
of the voltage channels inputs and their relation to the maximum
common-mode voltage.
DIFFERENTIAL INPUT
V 1 + V 2 = 500mV MAX PEAK
COMMON MODE
V 1
order Σ-Δ ADC. The converter is composed of the Σ-Δ modulator
and the digital low-pass filter.
CLKIN/16
ANALOG
DIGITAL
INTEGRATOR LOW-PASS
LATCHED
R +
+
–
C – 24
V REF
.....10100101.....
1-BIT DAC
Figure 30. First-Order Σ -? ADC
A Σ-Δ modulator converts the input signal into a continuous
serial stream of 1s and 0s at a rate determined by the sampling
clock. In the ADE7854 / ADE7858 / ADE7868 / ADE7878 , the
sampling clock is equal to 1.024 MHz (CLKIN/16). The 1-bit
DAC in the feedback loop is driven by the serial data stream.
The DAC output is subtracted from the input signal. If the loop
gain is high enough, the average value of the DAC output (and,
therefore, the bit stream) can approach that of the input signal
+500mV
V CM
–500mV
V 1
V CM
VAP, VBP,
OR VCP
VN
level. For any given input value in a single sampling interval, the
data from the 1-bit ADC is virtually meaningless. Only when a
large number of samples are averaged is a meaningful result
obtained. This averaging is carried out in the second part of the
ADC, the digital low-pass filter. By averaging a large number of
Figure 28. Maximum Input Level, Voltage Channels, Gain = 1
All inputs have a programmable gain with a possible gain
selection of 1, 2, 4, 8, or 16. To set the gain, use Bits[8:6]
bits from the modulator, the low-pass filter can produce 24-bit
data-words that are proportional to the input signal level.
The Σ-Δ converter uses two techniques to achieve high resolu-
tion from what is essentially a 1-bit conversion technique. The
first is oversampling. Oversampling means that the signal is
sampled at a rate (frequency) that is many times higher than
Rev. H | Page 28 of 100
相关PDF资料 |
PDF描述 |
|---|---|
| GBC06DREI-S13 | CONN EDGECARD 12POS .100 EXTEND |
| VI-J60-CX-F4 | CONVERTER MOD DC/DC 5V 75W |
| ECA10DCBT | CONN EDGECARD 20POS R/A .125 SLD |
| EL7242CSZ-T13 | IC DRIVER MOSFET DUAL HS 8-SOIC |
| ADE7169ASTZF16 | IC ENERGY METER 1PHASE 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7878ACPZ | 制造商:Analog Devices 功能描述:IC MULTIFUNCTION ENERGY METERING LFCSP40 |
| ADE7878ACPZ-RL | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7878XCPZ | 制造商:Analog Devices 功能描述:POLY PHASE MULTIFUNCTION ENERGY METERING IC WITH TOTAL - Bulk |
| ADE7880 | 制造商:Analog Devices 功能描述:BOARD EVAL ENERGY METER ADE |
| ADE7880ACPZ | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
发布紧急采购，3分钟左右您将得到回复。