- 您现在的位置：买卖IC网 > PDF目录20639 > ADE7878ACPZ (Analog Devices Inc)IC ENERGY METERING 3PH 40LFCSP PDF资料下载
参数资料
| 型号： | ADE7878ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 67/100页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METERING 3PH 40LFCSP |
| 标准包装： | 1 |
| 输入阻抗： | 400 千欧 |
| 测量误差： | 0.2% |
| 电压 - 高输入/输出： | 2.4V |
| 电压 - 低输入/输出： | 0.4V |
| 电源电压： | 2.4 V ~ 3.7 V |
| 测量仪表类型： | 3 相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 40-LFCSP-WQ（6x6） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
Data Sheet
goes active low. The flag bits in the interrupt status register are set
irrespective of the state of the mask bits. To determine the source
of the interrupt, the MCU should perform a read of the corres-
ponding STATUSx register and identify which bit is set to 1. To
erase the flag in the status register, write back to the STATUSx
register with the flag set to 1. After an interrupt pin goes low, the
status register is read and the source of the interrupt is identified.
Then, the status register is written back without any change to
clear the status flag to 0. The IRQx pin remains low until the
status flag is cancelled.
By default, all interrupts are disabled. However, the RSTDONE
interrupt is an exception. This interrupt can never be masked
(disabled) and, therefore, Bit 15 (RSTDONE) in the MASK1
register does not have any functionality. The IRQ1 pin always
goes low, and Bit 15 (RSTDONE) in the STATUS1 register is set
to 1 whenever a power-up or a hardware/software reset process
ends. To cancel the status flag, the STATUS1 register has to be
written with Bit 15 (RSTDONE) set to 1.
Certain interrupts are used in conjunction with other status
registers. The following bits in the MASK1 register work in
conjunction with the status bits in the PHNOLOAD register:
ADE7854/ADE7858/ADE7868/ADE7878
When the STATUSx register is read and one of these bits is set
to 1, the status register associated with the bit is immediately
read to identify the phase that triggered the interrupt and only
at that time can the STATUSx register be written back with the bit
set to 1.
Using the Interrupts with an MCU
interrupt management using an MCU. At Time t 1 , the IRQx pin
goes active low indicating that one or more interrupt events
have occurred in the ADE78xx , at which point the following
steps should be taken:
1. Tie the IRQx pin to a negative-edge-triggered external
interrupt on the MCU.
2. On detection of the negative edge, configure the MCU to
start executing its interrupt service routine (ISR).
3. On entering the ISR, disable all interrupts using the global
interrupt mask bit. At this point, the MCU external interrupt
flag can be cleared to capture interrupt events that occur
during the current ISR.
4. When the MCU interrupt flag is cleared, a read from
? Bit 0 (NLOAD)
? Bit1 (FNLOAD), available in the ADE7878 only
? Bit 2 (VANLOAD)
The following bits in the MASK1 register work with the status bits
in the PHSTATUS register:
5.
STATUSx, the interrupt status register, is carried out. The
interrupt status register content is used to determine the
source of the interrupt(s) and, hence, the appropriate
action to be taken.
The same STATUSx content is written back into the
ADE78xx to clear the status flag(s) and reset the IRQx line
?
Bit 16, (SAG)
to logic high (t 2 ).
? Bit 17 (OI)
? Bit 18 (OV)
The following bits in the MASK1 register work with the status bits
in the IPEAK and VPEAK registers, respectively:
If a subsequent interrupt event occurs during the ISR (t 3 ), that
event is recorded by the MCU external interrupt flag being set
again.
On returning from the ISR, the global interrupt mask bit is
?
?
Bit 23 (PKI)
Bit 24 (PKV)
cleared (same instruction cycle) and the external interrupt flag
uses the MCU to jump to its ISR once again. This ensures that
the MCU does not miss any external interrupts.
The following bits in the MASK0 register work with the status bits
in the PHSIGN register:
? Bits[6:8] (REVAPx)
status bits in the STATUSx registers work in conjunction with
bits in other registers. When the IRQx pin goes active low, the
STATUSx register is read, and if one of these bits is 1, a second
?
Bit 9, Bit 13, and Bit 18 (REVPSUMx)
Rev. H | Page 67 of 100
相关PDF资料 |
PDF描述 |
|---|---|
| GBC06DREI-S13 | CONN EDGECARD 12POS .100 EXTEND |
| VI-J60-CX-F4 | CONVERTER MOD DC/DC 5V 75W |
| ECA10DCBT | CONN EDGECARD 20POS R/A .125 SLD |
| EL7242CSZ-T13 | IC DRIVER MOSFET DUAL HS 8-SOIC |
| ADE7169ASTZF16 | IC ENERGY METER 1PHASE 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7878ACPZ | 制造商:Analog Devices 功能描述:IC MULTIFUNCTION ENERGY METERING LFCSP40 |
| ADE7878ACPZ-RL | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7878XCPZ | 制造商:Analog Devices 功能描述:POLY PHASE MULTIFUNCTION ENERGY METERING IC WITH TOTAL - Bulk |
| ADE7880 | 制造商:Analog Devices 功能描述:BOARD EVAL ENERGY METER ADE |
| ADE7880ACPZ | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
发布紧急采购，3分钟左右您将得到回复。