- 您现在的位置：买卖IC网 > PDF目录20639 > ADE7878ACPZ (Analog Devices Inc)IC ENERGY METERING 3PH 40LFCSP PDF资料下载
参数资料
| 型号： | ADE7878ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 65/100页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METERING 3PH 40LFCSP |
| 标准包装： | 1 |
| 输入阻抗： | 400 千欧 |
| 测量误差： | 0.2% |
| 电压 - 高输入/输出： | 2.4V |
| 电压 - 低输入/输出： | 0.4V |
| 电源电压： | 2.4 V ~ 3.7 V |
| 测量仪表类型： | 3 相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 40-LFCSP-WQ（6x6） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
VANOLOAD =
× NOLOAD × PMAX
V n I
Data Sheet
of Phase B, and NLPHASE[2] indicates the state of Phase C.
When Bit NLPHASE[x] is cleared to 0, it means the phase is out
of a no load condition. When set to 1, it means the phase is in a
no load condition.
An interrupt attached to Bit 0 (NLOAD) in the STATUS1
register can be enabled by setting Bit 0 in the MASK1 register.
If enabled, the IRQ1 pin is set to low, and the status bit is set
to 1 whenever one of three phases enters or exits this no load
condition. To find the phase that triggered the interrupt, the
PHNOLOAD register is read immediately after reading the
STATUS1 register. Next, the status bit is cleared, and the IRQ1
pin is set to high by writing to the STATUS1 register with the
corresponding bit set to 1.
No Load Detection Based on Fundamental Active and
Reactive Powers— ADE7878 Only
This no load condition (available on the ADE7878 only) is
triggered when the absolute values of both phase fundamental
active and reactive powers are less than or equal to the respective
APNOLOAD and VARNOLOAD positive thresholds. In this
case, the fundamental active and reactive energies of that phase
are not accumulated, and no CFx pulses are generated based on
these energies. APNOLOAD and VARNOLOAD are the same
no load thresholds set for the total active and reactive powers.
When APNOLOAD and VARNOLOAD are set to negative
values, this no load detection circuit is disabled.
Bit 1 (FNLOAD) in the STATUS1 register is set when this no
load condition in one of the three phases is triggered. Bits[5:3]
(FNLPHASE[2:0]) in the PHNOLOAD register indicate the
state of all phases relative to a no load condition and are set
simultaneously with Bit FNLOAD in the STATUS1 register.
FNLPHASE[0] indicates the state of Phase A, FNLPHASE[1]
indicates the state of Phase B, and FNLPHASE[2] indicates the
state of Phase C. When Bit FNLPHASE[x] is cleared to 0, it
means the phase is out of the no load condition. When set to 1,
it means the phase is in a no load condition.
An interrupt attached to the Bit 1 (FNLOAD) in the STATUS1
register can be enabled by setting Bit 1 in the MASK1 register. If
enabled, the IRQ1 pin is set low and the status bit is set to 1
whenever one of three phases enters or exits this no load
condition. To find the phase that triggered the interrupt, the
PHNOLOAD register is read immediately after reading the
STATUS1 register. Then the status bit is cleared and the IRQ1
pin is set back high by writing to the STATUS1 register with the
corresponding bit set to 1.
No Load Detection Based on Apparent Power
This no load condition is triggered when the absolute value
of phase apparent power is less than or equal to the threshold
indicated in the VANOLOAD 24-bit signed register. In this
case, the apparent energy of that phase is not accumulated
and no CFx pulses are generated based on this energy. The
VANOLOAD register represents the positive no load level
of apparent power relative to PMAX, the maximum apparent
ADE7854/ADE7858/ADE7868/ADE7878
power obtained when full-scale voltages and currents are
provided at the ADC inputs. The expression used to compute
the VANOLOAD signed 24-bit value is
(48)
V FS I FS
where:
PMAX = 33,516,139 = 0x1FF6A6B, the instantaneous apparent
power computed when the ADC inputs are at full scale.
V FS , I FS are the rms values of phase voltages and currents when
the ADC inputs are at full scale.
V n is the nominal rms value of phase voltage.
I NOLOAD is the minimum rms value of phase current the meter
starts measuring.
When the VANOLOAD register is set to negative values, the no
load detection circuit is disabled.
As stated in the Current Waveform Gain Registers section, the
work on 32-, 16-, or 8-bit words and the DSP works on 28 bits.
Similar to the registers presented in Figure 35, the VANOLOAD
24-bit signed register is accessed as a 32-bit register with the
four MSBs padded with 0s and sign extended to 28 bits.
Bit 2 (VANLOAD) in the STATUS1 register is set when this no
load condition in one of the three phases is triggered. Bits[8:6]
(VANLPHASE[2:0]) in the PHNOLOAD register indicate the
state of all phases relative to a no load condition and they are set
simultaneously with Bit VANLOAD in the STATUS1 register:
? Bit VANLPHASE[0] indicates the state of Phase A.
? Bit VANLPHASE[1] indicates the state of Phase B.
? Bit VANLPHASE[2] indicates the state of Phase C.
When Bit VANLPHASE[x] is cleared to 0, it means the phase is
out of no load condition. When set to 1, it means the phase is in
no load condition.
An interrupt attached to Bit 2 (VANLOAD) in the STATUS1
register is enabled by setting Bit 2 in the MASK1 register. If
enabled, the IRQ1 pin is set low and the status bit is set to 1
whenever one of three phases enters or exits this no load
condition. To find the phase that triggered the interrupt, the
PHNOLOAD register is read immediately after reading the
STATUS1 register. Next, the status bit is cleared, and the IRQ1
pin is set to high by writing to the STATUS1 register with the
corresponding bit set to 1.
CHECKSUM REGISTER
The ADE7854 / ADE7858 / ADE7868 / ADE7878 have a checksum
32-bit register, CHECKSUM, that ensures certain very important
configuration registers maintain their desired value during
Normal Power Mode PSM0.
The registers covered by this register are MASK0, MASK1,
COMPMODE, gain, CFMODE, CF1DEN, CF2DEN, CF3DEN,
CONFIG, MMODE, ACCMODE, LCYCMODE, HSDC_CFG,
and another six 8-bit reserved internal registers that always have
Rev. H | Page 65 of 100
相关PDF资料 |
PDF描述 |
|---|---|
| GBC06DREI-S13 | CONN EDGECARD 12POS .100 EXTEND |
| VI-J60-CX-F4 | CONVERTER MOD DC/DC 5V 75W |
| ECA10DCBT | CONN EDGECARD 20POS R/A .125 SLD |
| EL7242CSZ-T13 | IC DRIVER MOSFET DUAL HS 8-SOIC |
| ADE7169ASTZF16 | IC ENERGY METER 1PHASE 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7878ACPZ | 制造商:Analog Devices 功能描述:IC MULTIFUNCTION ENERGY METERING LFCSP40 |
| ADE7878ACPZ-RL | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7878XCPZ | 制造商:Analog Devices 功能描述:POLY PHASE MULTIFUNCTION ENERGY METERING IC WITH TOTAL - Bulk |
| ADE7880 | 制造商:Analog Devices 功能描述:BOARD EVAL ENERGY METER ADE |
| ADE7880ACPZ | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
发布紧急采购，3分钟左右您将得到回复。