参数资料
型号: ADE7878ACPZ
厂商: Analog Devices Inc
文件页数: 68/100页
文件大小: 0K
描述: IC ENERGY METERING 3PH 40LFCSP
标准包装: 1
输入阻抗: 400 千欧
测量误差: 0.2%
电压 - 高输入/输出: 2.4V
电压 - 低输入/输出: 0.4V
电源电压: 2.4 V ~ 3.7 V
测量仪表类型: 3 相
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 40-WFQFN 裸露焊盘,CSP
供应商设备封装: 40-LFCSP-WQ(6x6)
包装: 托盘
ADE7854/ADE7858/ADE7868/ADE7878
MCU
INTERRUPT
Data Sheet
t 1
t 2
t 3
FLAG SET
IRQx
PROGRAM
SEQUENCE
JUMP
TO ISR
GLOBAL
INTERRUPT
MASK
CLEAR MCU
INTERRUPT
FLAG
READ
STATUSx
WRITE
BACK
STATUSx
ISR ACTION
(BASED ON STATUSx CONTENTS)
ISR RETURN
GLOBAL INTERRUPT
MASK RESET
JUMP
TO ISR
Figure 84. Interrupt Management
MCU
INTERRUPT
t 1
t 2
t 3
FLAG SET
IRQx
PROGRAM
SEQUENCE
JUMP
TO ISR
GLOBAL
INTERRUPT
MASK
CLEAR MCU
INTERRUPT
FLAG
READ
STATUSx
READ
PHx
WRITE
BACK
STATUSx
ISR ACTION
(BASED ON STATUSx CONTENTS)
ISR RETURN
GLOBAL INTERRUPT
MASK RESET
JUMP
TO ISR
Figure 85. Interrupt Management when PHSTATUS, IPEAK, VPEAK, or PHSIGN Registers are Involved
status register is read immediately to identify the phase that
triggered the interrupt. The name, PHx, in Figure 85 denotes
one of the PHSTATUS, IPEAK, VPEAK, or PHSIGN registers.
Then, STATUSx is written back to clear the status flag(s).
SERIAL INTERFACES
The ADE7854 / ADE7858 / ADE7868 / ADE7878 have three serial
port interfaces: one fully licensed I 2 C interface, one serial
peripheral interface (SPI), and one high speed data capture port
(HSDC). As the SPI pins are multiplexed with some of the pins
of the I 2 C and HSDC ports, the ADE78xx accepts two confi-
gurations: one using the SPI port only and one using the I 2 C
port in conjunction with the HSDC port.
Serial Interface Choice
After reset, the HSDC port is always disabled. Choose between
the I 2 C and SPI ports by manipulating the SS/HSA pin after
power-up or after a hardware reset. If the SS/HSA pin is kept
high, then the ADE7854 / ADE7858 / ADE7868 / ADE7878 use the
I 2 C port until a new hardware reset is executed. If the SS/HSA
pin is toggled high to low three times after power-up or after a
hardware reset, the ADE7854 / ADE7858 / ADE7868 / ADE7878
use the SPI port until a new hardware reset is executed. This
manipulation of the SS/HSA pin can be accomplished in two
ways. First, use the SS/HSA pin of the master device (that is, the
microcontroller) as a regular I/O pin and toggle it three times.
Second, execute three SPI write operations to a location in the
address space that is not allocated to a specific ADE78xx register
(for example 0xEBFF, where eight bit writes can be executed).
These writes allow the SS/HSA pin to toggle three times. See the
SPI Write Operation section for details on the write protocol
involved.
After the serial port choice is completed, it needs to be locked.
Consequently, the active port remains in use until a hardware
reset is executed in PSM0 normal mode or until a power-down.
If I 2 C is the active serial port, Bit 1 (I2C_LOCK) of the CONFIG2
register must be set to 1 to lock it in. From this moment, the
ADE7854 / ADE7858 / ADE7868 / ADE7878 ignore spurious
toggling of the SS pin and an eventual switch into using the SPI
port is no longer possible. If the SPI is the active serial port, any
write to the CONFIG2 register locks the port. From this moment,
a switch into using the I 2 C port is no longer possible. Once locked,
the serial port choice is maintained when the ADE78xx changes
PSMx power modes.
The functionality of the ADE78xx is accessible via several on-
chip registers. The contents of these registers can be updated or
read using either the I 2 C or SPI interfaces. The HSDC port provides
the state of up to 16 registers representing instantaneous values of
phase voltages and neutral currents, and active, reactive, and
apparent powers.
I 2 C-Compatible Interface
The ADE7854 / ADE7858 / ADE7868 / ADE7878 supports a fully
licensed I 2 C interface. The I 2 C interface is implemented as a full
hardware slave. SDA is the data I/O pin, and SCL is the serial
clock. These two pins are shared with the MOSI and SCLK pins
of the on-chip SPI interface. The maximum serial clock frequency
supported by this interface is 400 kHz.
The two pins used for data transfer, SDA and SCL, are confi-
gured in a wire-AND’ed format that allows arbitration in a
multimaster system.
The transfer sequence of an I 2 C system consists of a master device
initiating a transfer by generating a start condition while the bus
is idle. The master transmits the address of the slave device and
the direction of the data transfer in the initial address transfer. If
the slave acknowledges, the data transfer is initiated. This con-
tinues until the master issues a stop condition, and the bus
becomes idle.
Rev. H | Page 68 of 100
相关PDF资料
PDF描述
GBC06DREI-S13 CONN EDGECARD 12POS .100 EXTEND
VI-J60-CX-F4 CONVERTER MOD DC/DC 5V 75W
ECA10DCBT CONN EDGECARD 20POS R/A .125 SLD
EL7242CSZ-T13 IC DRIVER MOSFET DUAL HS 8-SOIC
ADE7169ASTZF16 IC ENERGY METER 1PHASE 64LQFP
相关代理商/技术参数
参数描述
ADE7878ACPZ 制造商:Analog Devices 功能描述:IC MULTIFUNCTION ENERGY METERING LFCSP40
ADE7878ACPZ-RL 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*
ADE7878XCPZ 制造商:Analog Devices 功能描述:POLY PHASE MULTIFUNCTION ENERGY METERING IC WITH TOTAL - Bulk
ADE7880 制造商:Analog Devices 功能描述:BOARD EVAL ENERGY METER ADE
ADE7880ACPZ 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*