参数资料
| 型号： | IP-FFT |
| 厂商： | Altera |
| 文件页数： | 31/70页 |
| 文件大小： | 0K |
| 描述： | IP FFT/IFFT |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 快速傅里叶变换处理器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
Chapter 2: Getting Started
MegaWizard Plug-In Manager Flow
1
2–7
A single FFT engine architecture provides enough performance for up to a
1,024-point streaming I/O data flow FFT.
If you select Variable Streaming I/O data flow, the Transform length (specified
on the Parameters Tab) represents the maximum transform length that can be
performed. You can perform all transforms of length 2 m where 6 ? m ?
log 2 ( transform length ) at runtime. Floating-point bidirectional IP cores expect input
in natural order for forward transforms and digit reverse order for reverse
transforms. The output order is digit reverse order for forward transforms and
natural order for reverse transforms.
1
If you select Variable Streaming and Floating Point on the Architecture
tab, the precision (on the Parameters tab) is automatically set to 32, and the
reverse I/O order options (on the Architecture tab) are Digit Reverse
Order .
If you select Variable Streaming I/O data flow, options to set the I/O order and
data representation are visible. The Input Order option allow you to select the
order in which the samples are presented to the FFT. If you select Natural Order ,
the FFT expects the order of the input samples to be sequential (1, 2 …, n – 1, n )
where n is the size of the current transform. For Bit Reverse Order , the FFT expects
the input samples to be in bit-reversed order. For Digit Reverse Order , the FFT
expects the input samples to be in digit-reversed order. For –N/2 to N/2 , the FFT
expects the input samples to be in the order – N /2 to ( N /2) – 1 (also known as DC-
centered order). Similarly the Output Order option specifies the order in which
the FFT generates the output. Whether you can select Bit Reverse Order or Digit
Reverse Order depends on your Data Representation selection. You can select
Fixed Point or Floating Point data representation. If you select Fixed Point , the
FFT variation implements the radix-2 2 architecture and the reverse I/O order
option is Bit Reverse Order ; if you select Floating Point , the FFT variation
implements the mixed radix-4/2 architecture and the reverse I/O order option is
Digit Reverse Order .
For sample digit-reversed order, if n is a power of four, the order is radix-4
digit-reversed order, in which two-bit digits in the sample number are units in the
reverse ordering. For example, if n = 16, sample number 4 becomes the second
sample in the sample stream (by reversal of the digits in 0001, the location in the
sample stream, to 0100). However, in mixed radix-4/2 architecture, n need not be a
power of four. If n is not a power of four, the two-bit digits are grouped from the
least significant bit, and the most significant bit becomes the least significant bit in
the digit-reversed order. For example, if n = 32, the sample number 18 (10010) in
the natural ordering becomes sample number 17 (10001) in the digit-reversed
order.
November 2013
Altera Corporation
FFT MegaCore Function
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-FIR | IP FIR COMPILER |
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPFH6N03LA G | 功能描述:MOSFET N-CH 25V 50A DPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件 |
| IPFH6N03LAG | 功能描述:MOSFET N-Channel MOSFET 20-200V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| IP-FIR | 功能描述:开发软件 FIR Compiler MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
发布紧急采购，3分钟左右您将得到回复。