参数资料
型号: IP-FFT
厂商: Altera
文件页数: 50/70页
文件大小: 0K
描述: IP FFT/IFFT
标准包装: 1
系列: *
类型: MegaCore
功能: 快速傅里叶变换处理器
许可证: 初始许可证
3–8
Chapter 3: Functional Description
I/O Data Flow Architectures
To change direction on a block-by-block basis, assert or deassert inverse
(appropriately) simultaneously with the application of the sink_sop pulse (concurrent
with the first input data sample of the block).
When the FFT has completed the transform of the input block, it asserts source_valid
and outputs the complex transform domain data block in natural order. The FFT
function asserts source_sop to indicate the first output sample. Figure 3–5 shows the
output flow control.
Figure 3–5. FFT Streaming Data Flow Architecture Output Flow Control
clk
source_real
source_imag
Xr[0]
Xi[0]
Xr[1]
Xi[1]
Xr[2]
Xi[2]
Xr[3]
Xi[3]
Xr[4]
Xi[4]
Xr[5]
Xi[5]
Xr[6]
Xi[6]
Xr[7]
Xi[7]
Xr[8]
Xi[8]
Xr[9]
Xi[9]
Xr[10] Xr[11]
Xi[10] Xi[11]
Xr[12]
Xi[12]
exponent_out
EXP0
source_ready
source_valid
source_sop
source_eop
After N data transfers, source_eop is asserted to indicate the end of the output data
block ( Figure 3–3 on page 3–7 ).
Enabling the Streaming FFT
The sink_valid signal must be asserted for source_valid to be asserted (and a valid
data output). To extract the final frames of data from the FFT, you need to provide
several frames where the sink_valid signal is asserted and apply the sink_sop and
sink_eop signals in accordance with the Avalon-ST specification.
Variable Streaming
The variable streaming architecture allows continuous streaming of input data and
produces a continuous stream of output data similar to the streaming architecture.
Change the Block Size
You change the size of the FFT on a block-by-block basis by changing the value of the
fftpts simultaneously with the application of the sink_sop pulse (concurrent with
the first input data sample of the block). fftpts uses a binary representation of the
size of the transform, therefore for a block with maximum transfer size of 1,024.
Table 3–2 shows the value of the fftpts signal and the equivalent transform size.
Table 3–2. fftpts and Transform Size
FFT MegaCore Function
User Guide
fftpts
10000000000
01000000000
00100000000
00010000000
00001000000
Transform Size
1,024
512
256
128
64
November 2013 Altera Corporation
相关PDF资料
PDF描述
IP-FIR IP FIR COMPILER
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
相关代理商/技术参数
参数描述
IPFH6N03LA G 功能描述:MOSFET N-CH 25V 50A DPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds(最大)@ Id, Vgs @ 25° C:180 毫欧 @ 9A,10V Id 时的 Vgs(th)(最大):4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPFH6N03LAG 功能描述:MOSFET N-Channel MOSFET 20-200V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IP-FIR 功能描述:开发软件 FIR Compiler MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED