参数资料
型号: IP-FFT
厂商: Altera
文件页数: 59/70页
文件大小: 0K
描述: IP FFT/IFFT
标准包装: 1
系列: *
类型: MegaCore
功能: 快速傅里叶变换处理器
许可证: 初始许可证
Chapter 3: Functional Description
Signals
Table 3–4. Avalon-ST Signals (Part 2 of 2)
3–17
Signal Name
Direction
Avalon-ST Type
Size
Description
Asserted by the FFT engine when it can accept
sink_ready
Output
ready
1
data. It is not mandatory to provide data to the FFT
during ready cycles.
sink_real
sink_sop
Input
Input
data
startofpacket
data precision
width
1
Real input data, which represents a signed number
of data precision bits.
Indicates the start of the incoming FFT frame.
Asserted when data on the data bus is valid. When
sink_valid
Input
valid
1
sink_valid and sink_ready are asserted, a data
transfer takes place. Refer to “Enabling the
source_eop
Output
endofpacket
1
Marks the end of the outgoing FFT frame. Only
valid when source_valid is asserted.
Indicates an error has occurred either in an
source_error
Output
error
2
upstream module or within the FFT module
(logical OR of sink_error with errors generated
in the FFT). Refer to Table 3–6 for error codes.
Streaming, burst, and buffered burst architectures
source_exp
Output
data
6
only. Signed block exponent: Accounts for scaling
of internal signal values during FFT computation.
Imaginary output data. For burst, buffered burst,
streaming, and variable streaming floating point
( data precision
FFTs, the output data width is equal to the input
source_imag
Output
data
width + growth )
data width. For variable streaming fixed point FFTs,
the size of the output data is dependent on the
number of stages defined for the FFT and is 2 bits
per radix 2 2 stage.
source_ready
Input
ready
1
Asserted by the downstream module if it is able to
accept data.
Real output data. For burst, buffered burst,
streaming, and variable streaming floating point
( data precision
FFTs, the output data width is equal to the input
source_real
Output
data
width + growth )
data width. For variable streaming fixed point FFTs,
the size of the output data is dependent on the
number of stages defined for the FFT and is 2 bits
per radix 2 2 stage.
source_sop
source_valid
Output
Output
startofpacket
valid
1
1
Marks the start of the outgoing FFT frame. Only
valid when source_valid is asserted.
Asserted by the FFT when there is valid data to
output.
Note to Table 3–4 :
(1) Variable streaming fixed point FFT only. Growth is log 2 (N) + 1.
November 2013
Altera Corporation
FFT MegaCore Function
User Guide
相关PDF资料
PDF描述
IP-FIR IP FIR COMPILER
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
相关代理商/技术参数
参数描述
IPFH6N03LA G 功能描述:MOSFET N-CH 25V 50A DPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds(最大)@ Id, Vgs @ 25° C:180 毫欧 @ 9A,10V Id 时的 Vgs(th)(最大):4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPFH6N03LAG 功能描述:MOSFET N-Channel MOSFET 20-200V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IP-FIR 功能描述:开发软件 FIR Compiler MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED