参数资料
| 型号： | IP-FFT |
| 厂商： | Altera |
| 文件页数： | 57/70页 |
| 文件大小： | 0K |
| 描述： | IP FFT/IFFT |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 快速傅里叶变换处理器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
Chapter 3: Functional Description
Parameters
Table 3–3. Parameters (Part 2 of 3)
3–15
Parameter
Structure
Implement Multipliers in
DSP Resource Optimization
Global clock enable
Twiddle ROM Distribution
Value
3 Mults/5 Adders
4 Mults/2 Adders
DSP Blocks/Logic Cells
Logic Cells Only
DSP Blocks Only
On or Off
On or Off
100% M4K to 100%
M512 or 100% M9K to
100% MLAB
Description
You can implement the complex multiplier structure with four
real multipliers and two adders/subtracters, or three
multipliers, five adders, and some additional delay elements.
The 4 Mults/2 Adders structure uses the DSP block structures
to minimize logic usage, and maximize the DSP block usage.
This option may also improve the push button f MAX . The
5 Mults/3 Adders structure requires fewer DSP blocks, but
more LEs to implement. It may also produce a design with a
lower f MAX . Not available for variable streaming architecture or
in Arria V, Cyclone V, and Stratix V devices.
Each real multiplication can be implemented in DSP blocks or
LEs only, or using a combination of both. If you use a
combination of DSP blocks and LEs, the FFT MegaCore
function automatically extends the DSP block 18 × 18
multiplier resources with LEs as needed. Not available for
variable streaming architecture or in Arria V, Cyclone V, and
Stratix V devices.
This option is available in Stratix V devices for all architectures
and representations. You can turn on this option to implement
the complex multiplier structure using Stratix V DSP block
complex 18 × 25 multiplication mode or complex 27 × 27
multiplication mode for better DSP resource utilization, at the
possible expense of speed. In the variable streaming
architecture using the floating point representation, this option
implements the complex multiplier structure using Stratix V
DSP block complex 27 × 27 multiplication mode at the possible
expense of accuracy.
Turn on if you want to add a global clock enable to your design.
High-throughput FFT parameterizations can require multiple
shallow ROMs for twiddle factor storage. If your target device
family supports M512 RAM blocks (or MLAB blocks in
Stratix III, Stratix IV, and Stratix V devices), you can choose to
distribute the ROM storage requirement between M4K (M9K in
Stratix III and Stratix IV devices) RAM and M512 (MLAB) RAM
blocks by adjusting the slider bar. Set the slider bar to the far
left to implement the ROM storage completely in M4K (M9K)
RAM blocks; set the slider bar to the far right to implement the
ROM completely in M512 (MLAB) RAM blocks. In Stratix V
devices, replace M4K (M9K) with M20K memory blocks.
Implementing twiddle ROM in M512 (MLAB) RAM blocks can
lead to a more efficient device internal memory bit usage.
Alternatively, this option can be used to conserve M4K (M9K)
RAM blocks used for the storage of FFT data or other storage
requirements in your system.
Not available for variable streaming architecture or in the
Cyclone series of device families.
November 2013
Altera Corporation
FFT MegaCore Function
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-FIR | IP FIR COMPILER |
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPFH6N03LA G | 功能描述:MOSFET N-CH 25V 50A DPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件 |
| IPFH6N03LAG | 功能描述:MOSFET N-Channel MOSFET 20-200V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| IP-FIR | 功能描述:开发软件 FIR Compiler MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
发布紧急采购，3分钟左右您将得到回复。