
Figure 16.39
U5TB and U6TB Registers, U5RB and U6RB Registers
Symbol
Address
After Reset
RW
WO
UARTi Transmit Buffer Register(1) (i = 5, 6)
U5TB, U6TB
01C3h - 01C2h, 01CBh - 01CAh
Undefined
Function
Bit Symbol
Transmit data (D7 to D0)
b7
b8
b15
b0
(b7-b0)
WO
Transmit data (D8)
(b8)
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
(b15-b9)
Symbol
Address
After Reset
RW
RO
UARTi Receive Buffer Register (i = 5, 6)
U5RB, U6RB
01C7h - 01C6h,01CFh - 01CEh
Undefined
Function
Bit Symbol
Receive data (D7 to D0)
b7
b8
b15
b0
(b7-b0)
RO
Receive data (D8)
(b8)
(b11-b9)
NOTE:
1. Use the MOV instruction to set the UiTB register.
Bit Name
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
RO
0 : No overrun error occurs
1 : Overrun error occurs
Overrun error flag(1)
OER
RO
0 : No framing error occurs
1 : Framing error occurs
Framing error flag(1, 2)
FER
RO
0 : No parity error occurs
1 : Parity error occurs
Parity error flag(1, 2)
PER
RO
0: No error occurs
1: Error occurs
Error sum flag(1, 2)
SUM
NOTES:
1. When bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to
0 (receive operation disabled), bits OER, FER, PER, and SUM are set to 0. When bits OER, FER, and PER are all set to 0, the
SUM bit is set to 0. Also, bits FER and PER are set to 0 by reading the low-order byte in the UiRB register.
2. The framing error flag, parity error flag, and error sum flag are disabled when bits SMD2 to SMD0 in the UiMR register are set to
001b (clock synchronous serial interface mode). When read, the bit returns undefined value.